Home
last modified time | relevance | path

Searched refs:DP_MSE_SAT1 (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_link_encoder.h65 SRI(DP_MSE_SAT1, DP, id), \
98 SRI(DP_MSE_SAT1, DP, id), \
175 uint32_t DP_MSE_SAT1; member
H A Ddce_link_encoder.c1558 REG_UPDATE_2(DP_MSE_SAT1, in dce110_link_encoder_update_mst_stream_allocation_table()
1572 REG_UPDATE_2(DP_MSE_SAT1, in dce110_link_encoder_update_mst_stream_allocation_table()
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn30/
H A Ddcn30_dio_link_encoder.h47 SRI(DP_MSE_SAT1, DP, id), \
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn301/
H A Ddcn301_dio_link_encoder.h48 SRI(DP_MSE_SAT1, DP, id), \
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn10/
H A Ddcn10_link_encoder.h58 SRI(DP_MSE_SAT1, DP, id), \
100 uint32_t DP_MSE_SAT1; member
H A Ddcn10_link_encoder.c1282 REG_UPDATE_2(DP_MSE_SAT1, in dcn10_link_encoder_update_mst_stream_allocation_table()
1296 REG_UPDATE_2(DP_MSE_SAT1, in dcn10_link_encoder_update_mst_stream_allocation_table()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.h328 SRI_ARR(DP_MSE_SAT0, DP, id), SRI_ARR(DP_MSE_SAT1, DP, id), \