Home
last modified time | relevance | path

Searched refs:DPPPerSurface (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.h130 unsigned int DPPPerSurface[],
175 unsigned int DPPPerSurface[],
211 unsigned int DPPPerSurface[],
284 unsigned int DPPPerSurface[],
565 unsigned int DPPPerSurface[],
818 unsigned int DPPPerSurface[],
861 unsigned int DPPPerSurface[],
1016 unsigned int DPPPerSurface[],
H A Ddisplay_mode_vba_32.c425 …tchParametersWatermarksAndPerformanceCalculation.SurfaceParameters[k].DPPPerSurface = mode_lib->vb… in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
767 …DeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.myPipe.DPPPerSurface = mode_lib->vb… in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2718 …v->dummy_vars.dml32_ModeSupportAndSystemConfigurationFull.SurfParameters[k].DPPPerSurface = mode_l… in dml32_ModeSupportAndSystemConfigurationFull()
3272 …v->dummy_vars.dml32_ModeSupportAndSystemConfigurationFull.myPipe.DPPPerSurface = mode_lib->vba.NoO… in dml32_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddml2_dc_resource_mgmt.c822 mpc_factor = (unsigned int)disp_cfg->hw.DPPPerSurface[cfg_idx]; in get_target_mpc_factor()
1061 const unsigned int *ODMMode, *DPPPerSurface; in dml2_map_dc_pipes() local
1082 DPPPerSurface = (const unsigned int *)dpp_per_surface_array; in dml2_map_dc_pipes()
1086 DPPPerSurface = disp_cfg->hw.DPPPerSurface; in dml2_map_dc_pipes()
1143 scratch.mpc_info.mpc_factor = DPPPerSurface[plane_disp_cfg_index]; in dml2_map_dc_pipes()
H A Ddisplay_mode_core.c159 dml_uint_t DPPPerSurface[],
405 dml_uint_t DPPPerSurface[],
465 dml_uint_t DPPPerSurface[],
606 dml_uint_t DPPPerSurface[],
716 dml_uint_t DPPPerSurface[],
1123 … + (p->myPipe->ODMMode != dml_odm_mode_bypass ? 18 : 0) + (p->myPipe->DPPPerSurface - 1) * p->DPP_… in CalculatePrefetchSchedule()
1185 s->prefetch_bw_pr = s->bytes_pp * p->myPipe->PixelClock / (dml_float_t)p->myPipe->DPPPerSurface; in CalculatePrefetchSchedule()
2902 s->TotalPixelBW = s->TotalPixelBW + p->DPPPerSurface[k] in CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
3130 dml_uint_t DPPPerSurface[], in CalculateDCFCLKDeepSleep() argument
3152 DisplayPipeLineDeliveryTimeLuma = SwathWidthY[k] * DPPPerSurface[k] / HRatio[k] / PixelClock[k]; in CalculateDCFCLKDeepSleep()
[all …]
H A Ddml2_wrapper_fpu.c72 in_out_display_cfg->hw.DPPPerSurface[i] = mode_support_info->DPPPerSurface[i]; in map_hw_resources()
82 for (j = 0; j < mode_support_info->DPPPerSurface[i]; j++) { in map_hw_resources()
H A Ddisplay_mode_core_structs.h451 dml_uint_t DPPPerSurface; member
657 …dml_uint_t DPPPerSurface[__DML_NUM_PLANES__]; /// <brief How many DPPs are needed drive the surfac… member
793 …dml_uint_t DPPPerSurface[__DML_NUM_PLANES__]; /// <brief How many DPPs are needed drive the surfac… member
1366 dml_uint_t *DPPPerSurface; member
1504 dml_uint_t *DPPPerSurface; member
1545 dml_uint_t *DPPPerSurface; member
H A Ddisplay_mode_util.c625 dml_print("DML: hw_resource: plane=%d, DPPPerSurface = %d\n", i, hw->DPPPerSurface[i]); in dml_print_dml_display_cfg_hw_resource()
762 num_active_pipes = num_active_pipes + display_cfg->hw.DPPPerSurface[j]; in dml_get_num_active_pipes()
805 for (dml_uint_t i = 0; i < hw->DPPPerSurface[plane_idx]; i++) { in dml_calc_pipe_plane_mapping()
H A Ddml2_utils.c541 det_scratch->dpps_per_surface[i] = in_ctx->v20.scratch.cur_display_config.hw.DPPPerSurface[i]; in dml2_verify_det_buffer_configuration()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h105 unsigned int DPPPerSurface; member
292 …unsigned int DPPPerSurface[DML2_MAX_PLANES]; /// <brief How many DPPs are needed drive the surface… member
1454 unsigned int *DPPPerSurface; member
1740 const unsigned int *DPPPerSurface; member
1799 unsigned int *DPPPerSurface; member
1887 unsigned int *DPPPerSurface; member
H A Ddml2_core_dcn4_calcs.c829 unsigned int DPPPerSurface[], in CalculateSwathWidth() argument
865 DML_LOG_VERBOSE("DML::%s: k=%u DPPPerSurface=%u\n", __func__, k, DPPPerSurface[k]); in CalculateSwathWidth()
881 } else if (DPPPerSurface[k] == 2) { in CalculateSwathWidth()
934 DML_LOG_VERBOSE("DML::%s: k=%u DPPPerSurface=%u\n", __func__, k, DPPPerSurface[k]); in CalculateSwathWidth()
941 if (display_cfg->plane_descriptors[k].composition.viewport.stationary && DPPPerSurface[k] == 1) { in CalculateSwathWidth()
949 … if (display_cfg->plane_descriptors[k].composition.viewport.stationary && DPPPerSurface[k] == 1) { in CalculateSwathWidth()
962 if (display_cfg->plane_descriptors[k].composition.viewport.stationary && DPPPerSurface[k] == 1) { in CalculateSwathWidth()
969 … if (display_cfg->plane_descriptors[k].composition.viewport.stationary && DPPPerSurface[k] == 1) { in CalculateSwathWidth()
1023 unsigned int DPPPerSurface[], in CalculateDETBufferSize() argument
1085 …l->DETBufferSizePoolInKByte = l->DETBufferSizePoolInKByte - (ForceSingleDPP ? 1 : DPPPerSurface[k]… in CalculateDETBufferSize()
[all …]
H A Ddml2_core_dcn4.c585 dpp_count = l->mode_support_ex_params.out_evaluation_info->DPPPerSurface[i]; in core_dcn4_mode_support()
591 dpp_count = l->mode_support_ex_params.out_evaluation_info->DPPPerSurface[i]; in core_dcn4_mode_support()
615 dpp_count = l->mode_support_ex_params.out_evaluation_info->DPPPerSurface[i]; in core_dcn4_mode_support()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h99 unsigned int DPPPerSurface; member