Searched refs:DPLL_MD (Results 1 – 2 of 2) sorted by relevance
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_dpll.c | 402 DPLL_MD(dev_priv, crtc->pipe)); in i9xx_dpll_get_hw_state()
1856 intel_de_write(dev_priv, DPLL_MD(dev_priv, pipe), in i9xx_enable_pll()
2028 intel_de_write(dev_priv, DPLL_MD(dev_priv, pipe), hw_state->dpll_md); in vlv_enable_pll()
2029 intel_de_posting_read(dev_priv, DPLL_MD(dev_priv, pipe)); in vlv_enable_pll()
2183 intel_de_write(dev_priv, DPLL_MD(dev_priv, PIPE_B), in chv_enable_pll()
2196 intel_de_write(dev_priv, DPLL_MD(dev_priv, pipe), in chv_enable_pll()
2198 intel_de_posting_read(dev_priv, DPLL_MD(dev_priv, pipe)); in chv_enable_pll()
|
| /linux/drivers/gpu/drm/i915/ |
| H A D | i915_reg.h | 771 #define DPLL_MD(dev_priv, pipe) _MMIO_BASE_PIPE3(DISPLAY_MMIO_BASE(dev_priv), \ macro
|