Searched refs:DPHY_RESET (Results 1 – 4 of 4) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/hpo/dcn31/ |
| H A D | dcn31_hpo_dp_link_encoder.h | 112 SE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL, DPHY_RESET, mask_sh),\
142 type DPHY_RESET;\
|
| H A D | dcn31_hpo_dp_link_encoder.c | 65 REG_UPDATE(DP_DPHY_SYM32_CONTROL, DPHY_RESET, 1); in dcn31_hpo_dp_link_enc_enable()
66 REG_UPDATE(DP_DPHY_SYM32_CONTROL, DPHY_RESET, 0); in dcn31_hpo_dp_link_enc_enable()
|
| /linux/drivers/gpu/drm/amd/display/dc/hpo/dcn32/ |
| H A D | dcn32_hpo_dp_link_encoder.h | 33 SE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL, DPHY_RESET, mask_sh),\
|
| /linux/drivers/gpu/drm/mediatek/ |
| H A D | mtk_dsi.c | 50 #define DPHY_RESET BIT(2) macro
309 mtk_dsi_mask(dsi, DSI_CON_CTRL, DPHY_RESET, DPHY_RESET); in mtk_dsi_reset_dphy()
310 mtk_dsi_mask(dsi, DSI_CON_CTRL, DPHY_RESET, 0); in mtk_dsi_reset_dphy()
|