Searched refs:DISP_CC_MDSS_BYTE0_CLK (Results 1 – 25 of 30) sorted by relevance
12
/linux/include/dt-bindings/clock/ |
H A D | qcom,sm6115-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
H A D | qcom,dispcc-qcm2290.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
H A D | qcom,sm6375-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
H A D | qcom,dispcc-sm6125.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
H A D | qcom,dispcc-sm6350.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
H A D | qcom,dispcc-sc7180.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
H A D | qcom,sm4450-dispcc.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
H A D | qcom,dispcc-sdm845.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
H A D | qcom,dispcc-sc7280.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
H A D | qcom,dispcc-sm8350.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
H A D | qcom,dispcc-sm8250.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
H A D | qcom,dispcc-sm8150.h | 12 #define DISP_CC_MDSS_BYTE0_CLK 2 macro
|
H A D | qcom,x1e80100-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
H A D | qcom,dispcc-sc8280xp.h | 17 #define DISP_CC_MDSS_BYTE0_CLK 7 macro
|
H A D | qcom,sm8550-dispcc.h | 14 #define DISP_CC_MDSS_BYTE0_CLK 4 macro
|
H A D | qcom,sm8450-dispcc.h | 13 #define DISP_CC_MDSS_BYTE0_CLK 3 macro
|
/linux/drivers/clk/qcom/ |
H A D | dispcc-sm6375.c | 520 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-sm6125.c | 621 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-sc7180.c | 645 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-sm4450.c | 678 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-sdm845.c | 774 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-sc7280.c | 803 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-sm8250.c | 1161 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-sc8280xp.c | 2886 [DISP_CC_MDSS_BYTE0_CLK] = &disp0_cc_mdss_byte0_clk.clkr, 2968 [DISP_CC_MDSS_BYTE0_CLK] = &disp1_cc_mdss_byte0_clk.clkr,
|
H A D | dispcc-x1e80100.c | 1542 [DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,
|
12