Home
last modified time | relevance | path

Searched refs:DG1_MSTR_TILE_INTR (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/xe/
H A Dxe_irq.c383 xe_mmio_write32(mmio, DG1_MSTR_TILE_INTR, 0); in dg1_intr_disable()
386 val = xe_mmio_read32(mmio, DG1_MSTR_TILE_INTR); in dg1_intr_disable()
390 xe_mmio_write32(mmio, DG1_MSTR_TILE_INTR, val); in dg1_intr_disable()
399 xe_mmio_write32(mmio, DG1_MSTR_TILE_INTR, DG1_MSTR_IRQ); in dg1_intr_enable()
401 xe_mmio_read32(mmio, DG1_MSTR_TILE_INTR); in dg1_intr_enable()
/linux/drivers/gpu/drm/i915/
H A Di915_irq.c557 raw_reg_write(regs, DG1_MSTR_TILE_INTR, 0); in dg1_master_intr_disable()
560 val = raw_reg_read(regs, DG1_MSTR_TILE_INTR); in dg1_master_intr_disable()
564 raw_reg_write(regs, DG1_MSTR_TILE_INTR, val); in dg1_master_intr_disable()
571 raw_reg_write(regs, DG1_MSTR_TILE_INTR, DG1_MSTR_IRQ); in dg1_master_intr_enable()
789 intel_uncore_posting_read(uncore, DG1_MSTR_TILE_INTR); in dg1_irq_postinstall()
H A Di915_reg.h2626 #define DG1_MSTR_TILE_INTR _MMIO(0x190008) macro