Home
last modified time | relevance | path

Searched refs:DDIV_PACK (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/clk/renesas/
H A Dr9a08g045-cpg.c26 #define G3S_DIVPL2B DDIV_PACK(G3S_CPG_PL2_DDIV, 4, 3)
27 #define G3S_DIV_SDHI0 DDIV_PACK(G3S_CPG_SDHI_DDIV, 0, 1)
28 #define G3S_DIV_SDHI1 DDIV_PACK(G3S_CPG_SDHI_DDIV, 4, 1)
29 #define G3S_DIV_SDHI2 DDIV_PACK(G3S_CPG_SDHI_DDIV, 8, 1)
32 #define G3S_DIVPL1A_STS DDIV_PACK(G3S_CLKDIVSTATUS, 0, 1)
33 #define G3S_DIVPL2B_STS DDIV_PACK(G3S_CLKDIVSTATUS, 5, 1)
34 #define G3S_DIVPL3A_STS DDIV_PACK(G3S_CLKDIVSTATUS, 8, 1)
35 #define G3S_DIVPL3B_STS DDIV_PACK(G3S_CLKDIVSTATUS, 9, 1)
36 #define G3S_DIVPL3C_STS DDIV_PACK(G3S_CLKDIVSTATUS, 10, 1)
37 #define G3S_DIV_SDHI0_STS DDIV_PACK(G3S_CLKDIVSTATUS, 24, 1)
[all …]
H A Drzg2l-cpg.h65 #define DDIV_PACK(offset, bitpos, size) \ macro
67 #define DIVPL1A DDIV_PACK(CPG_PL1_DDIV, 0, 2)
68 #define DIVPL2A DDIV_PACK(CPG_PL2_DDIV, 0, 3)
69 #define DIVDSILPCLK DDIV_PACK(CPG_PL2_DDIV, 12, 2)
70 #define DIVPL3A DDIV_PACK(CPG_PL3A_DDIV, 0, 3)
71 #define DIVPL3B DDIV_PACK(CPG_PL3A_DDIV, 4, 3)
72 #define DIVPL3C DDIV_PACK(CPG_PL3A_DDIV, 8, 3)
73 #define DIVGPU DDIV_PACK(CPG_PL6_DDIV, 0, 2)
H A Dr9a09g011-cpg.c24 #define DIV_A DDIV_PACK(0x200, 0, 3)
25 #define DIV_B DDIV_PACK(0x204, 0, 2)
26 #define DIV_D DDIV_PACK(0x204, 4, 2)
27 #define DIV_E DDIV_PACK(0x204, 8, 1)
28 #define DIV_W DDIV_PACK(0x328, 0, 3)
H A Drzv2h-cpg.h26 #define DDIV_PACK(_offset, _shift, _width, _monbit) \ macro
36 #define CDDIV0_DIVCTL2 DDIV_PACK(CPG_CDDIV0, 8, 3, 2)