Home
last modified time | relevance | path

Searched refs:DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_sh_mask.h6435 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK 0x80000000 macro
H A Ddce_11_0_sh_mask.h15930 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK 0x80000000 macro
H A Ddce_10_0_sh_mask.h15710 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK 0x80000000 macro
H A Ddce_11_2_sh_mask.h16680 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK 0x80000000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h16168 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro
H A Ddcn_3_2_1_sh_mask.h39025 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro
H A Ddcn_3_1_5_sh_mask.h41762 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro
H A Ddcn_3_1_6_sh_mask.h44670 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro
H A Ddcn_3_0_2_sh_mask.h30754 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro
H A Ddcn_3_0_0_sh_mask.h35136 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro
H A Ddcn_4_1_0_sh_mask.h39098 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro
H A Ddcn_3_2_0_sh_mask.h39049 #define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK macro