Home
last modified time | relevance | path

Searched refs:DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT (Results 1 – 24 of 24) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h3394 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT 0x00000014 macro
H A Ddce_8_0_sh_mask.h3802 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT 0x14 macro
H A Ddce_11_0_sh_mask.h3794 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT 0x14 macro
H A Ddce_10_0_sh_mask.h3706 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT 0x14 macro
H A Ddce_11_2_sh_mask.h4168 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT 0x14 macro
H A Ddce_12_0_sh_mask.h10151 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h40763 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_2_1_sh_mask.h40216 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_2_1_0_sh_mask.h43633 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_5_1_sh_mask.h35063 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_5_0_sh_mask.h35084 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_1_2_sh_mask.h44934 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_1_5_sh_mask.h43035 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_1_6_sh_mask.h46027 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_1_4_sh_mask.h47230 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_0_2_sh_mask.h42948 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h49142 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h49563 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_4_1_0_sh_mask.h40390 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddcn_3_2_0_sh_mask.h40195 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_sh_mask.h51499 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddpcs_4_2_0_sh_mask.h3950 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddpcs_4_2_2_sh_mask.h4071 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro
H A Ddpcs_4_2_3_sh_mask.h4100 #define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT macro