Home
last modified time | relevance | path

Searched refs:DCCEnable (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h117 bool DCCEnable; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core_structs.h469 dml_bool_t DCCEnable; member
591 dml_bool_t DCCEnable[__DML_NUM_PLANES__]; member
1568 dml_bool_t *DCCEnable; member
H A Ddml2_translation_helper.c912 out->DCCEnable[location] = false; in populate_dummy_dml_surface_cfg()
931 out->DCCEnable[location] = in->dcc.enable; in populate_dml_surface_cfg_from_plane_state()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h136 bool DCCEnable; member
1537 bool DCCEnable; member
H A Ddml2_core_dcn5_calcs_dchub.c1045 bool DCCEnable, in dcn5_calculate_row_bandwidth() argument
1062 if (!DCCEnable || !mrq_present) { in dcn5_calculate_row_bandwidth()
1137 if (!p->DCCEnable || !p->mrq_present) { in dcn5_calculate_vm_and_row_bytes()
1182 DML_LOG_VERBOSE("DML::%s: DCCEnable = %u\n", __func__, p->DCCEnable); in dcn5_calculate_vm_and_row_bytes()
1343 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in dcn5_calculate_vm_row_and_swath()
1424 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in dcn5_calculate_vm_row_and_swath()
1599 p->myPipe[k].DCCEnable, in dcn5_calculate_vm_row_and_swath()
2755 DML_LOG_VERBOSE("DML::%s: DCCEnable = %u\n", __func__, p->myPipe->DCCEnable); in dcn5_calculate_prefetch_schedule()
H A Ddml2_core_dcn5_funcs_mode_programming.c322 s->SurfaceParameters[k].DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dcn5_mode_programming()
660 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dcn5_mode_programming()