Home
last modified time | relevance | path

Searched refs:CSR5 (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/net/ethernet/dec/tulip/
H A Dinterrupt.c93 if(((ioread32(tp->base_addr + CSR5)>>17)&0x07) == 4) { in tulip_refill_rx()
135 if (ioread32(tp->base_addr + CSR5) == 0xffffffff) { in tulip_poll()
140 iowrite32((RxIntr | RxNoBuf), tp->base_addr + CSR5); in tulip_poll()
280 } while ((ioread32(tp->base_addr + CSR5) & RxIntr)); in tulip_poll()
544 csr5 = ioread32(ioaddr + CSR5); in tulip_interrupt()
571 iowrite32(csr5 & 0x0001ff3f, ioaddr + CSR5); in tulip_interrupt()
575 iowrite32(csr5 & 0x0001ffff, ioaddr + CSR5); in tulip_interrupt()
587 csr5, ioread32(ioaddr + CSR5)); in tulip_interrupt()
726 iowrite32(0x0800f7ba, ioaddr + CSR5); in tulip_interrupt()
745 iowrite32(0x8001ffff, ioaddr + CSR5); in tulip_interrupt()
[all …]
H A Dpnic.c61 if (ioread32(ioaddr + CSR5) & TPLnkFail) { in pnic_lnk_change()
75 } else if (ioread32(ioaddr + CSR5) & TPLnkPass) { in pnic_lnk_change()
112 int csr5 = ioread32(ioaddr + CSR5); in pnic_timer()
129 ioread32(ioaddr + CSR5), in pnic_timer()
H A Dxircom_cb.c53 #define CSR5 0x28 macro
333 status = xr32(CSR5); in xircom_interrupt()
363 xw32(CSR5, status); in xircom_interrupt()
645 val = xr32(CSR5); /* Status register */ in link_status_changed()
652 xw32(CSR5, val); in link_status_changed()
666 if (!(xr32(CSR5) & (7 << 20))) /* transmitter disabled */ in transmit_active()
680 if (!(xr32(CSR5) & (7 << 17))) /* receiver disabled */ in receive_active()
H A Dtulip.h111 CSR5 = 0x28, enumerator
542 while (--i && (ioread32(ioaddr + CSR5) & (CSR5_TS|CSR5_RS))) in tulip_stop_rxtx()
547 ioread32(ioaddr + CSR5), in tulip_stop_rxtx()
H A Dtulip_core.c434 iowrite32(ioread32(ioaddr+CSR5)| 0x00008010, ioaddr + CSR5); in tulip_up()
442 } else if (ioread32(ioaddr + CSR5) & TPLnkPass) in tulip_up()
480 iowrite32(tulip_tbl[tp->chip_id].valid_intrs, ioaddr + CSR5); in tulip_up()
488 ioread32(ioaddr + CSR5), in tulip_up()
544 ioread32(ioaddr + CSR5), ioread32(ioaddr + CSR12), in tulip_tx_timeout()
553 (int)ioread32(ioaddr + CSR5), in tulip_tx_timeout()
560 ioread32(ioaddr + CSR5), ioread32(ioaddr + CSR12)); in tulip_tx_timeout()
830 ioread32 (ioaddr + CSR5)); in tulip_close()
H A Dtimer.c30 ioread32(ioaddr + CSR5), ioread32(ioaddr + CSR6), in tulip_media_task()
H A D21142.c207 ioread32(ioaddr + CSR5)); in t21142_lnk_change()
/linux/drivers/net/wireless/ralink/rt2x00/
H A Drt2400pci.h92 #define CSR5 0x0014 macro
H A Drt2500pci.h103 #define CSR5 0x0014 macro
H A Drt2400pci.c307 rt2x00mmio_register_multiwrite(rt2x00dev, CSR5, in rt2400pci_config_intf()
H A Drt2500pci.c313 rt2x00mmio_register_multiwrite(rt2x00dev, CSR5, in rt2500pci_config_intf()