Home
last modified time | relevance | path

Searched refs:CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2523 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT 0x00000017 macro
H A Dgfx_7_2_sh_mask.h1302 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT 0x17 macro
H A Dgfx_8_1_sh_mask.h2184 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT 0x17 macro
H A Dgfx_8_0_sh_mask.h1660 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT 0x17 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11126 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro
H A Dgc_9_1_sh_mask.h12603 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro
H A Dgc_9_2_1_sh_mask.h12407 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro
H A Dgc_9_4_2_sh_mask.h2423 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro
H A Dgc_11_5_0_sh_mask.h12310 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro
H A Dgc_11_0_0_sh_mask.h15494 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro
H A Dgc_10_1_0_sh_mask.h18078 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro
H A Dgc_11_0_3_sh_mask.h17649 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT macro