Home
last modified time | relevance | path

Searched refs:CLK_VPP1_SVPP3_MDP_RSZ (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/clk/mediatek/
H A Dclk-mt8195-vpp1.c71 GATE_VPP1_1(CLK_VPP1_SVPP3_MDP_RSZ, "vpp1_svpp3_mdp_rsz", "top_vpp", 5),
H A Dclk-mt8188-vpp1.c58 GATE_VPP1_0(CLK_VPP1_SVPP3_MDP_RSZ, "vpp1_svpp3_mdp_rsz", "top_vpp", 24),
/linux/include/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h464 #define CLK_VPP1_SVPP3_MDP_RSZ 24 macro
H A Dmt8195-clk.h581 #define CLK_VPP1_SVPP3_MDP_RSZ 37 macro