Home
last modified time | relevance | path

Searched refs:CLK_TOP_XFI_PHY_1_XTAL_SEL (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dmediatek,mt7988-clk.h100 #define CLK_TOP_XFI_PHY_1_XTAL_SEL 72 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt7988-topckgen.c201 MUX_GATE_CLR_SET_UPD(CLK_TOP_XFI_PHY_1_XTAL_SEL, "xfi_phy_1_xtal_sel", sspxtp_parents,