Home
last modified time | relevance | path

Searched refs:CLK_TOP_SPI_SEL (Results 1 – 25 of 30) sorted by relevance

12

/linux/arch/arm64/boot/dts/mediatek/
H A Dmt7981b.dtsi150 <&topckgen CLK_TOP_SPI_SEL>,
164 <&topckgen CLK_TOP_SPI_SEL>,
178 <&topckgen CLK_TOP_SPI_SEL>,
H A Dmt2712e.dtsi557 <&topckgen CLK_TOP_SPI_SEL>,
636 <&topckgen CLK_TOP_SPI_SEL>,
649 <&topckgen CLK_TOP_SPI_SEL>,
662 <&topckgen CLK_TOP_SPI_SEL>,
675 <&topckgen CLK_TOP_SPI_SEL>,
H A Dmt8192.dtsi795 <&topckgen CLK_TOP_SPI_SEL>,
843 <&topckgen CLK_TOP_SPI_SEL>,
857 <&topckgen CLK_TOP_SPI_SEL>,
871 <&topckgen CLK_TOP_SPI_SEL>,
885 <&topckgen CLK_TOP_SPI_SEL>,
899 <&topckgen CLK_TOP_SPI_SEL>,
913 <&topckgen CLK_TOP_SPI_SEL>,
927 <&topckgen CLK_TOP_SPI_SEL>,
/linux/include/dt-bindings/clock/
H A Dmediatek,mt6735-topckgen.h58 #define CLK_TOP_SPI_SEL 50 macro
H A Dmt7986-clk.h51 #define CLK_TOP_SPI_SEL 28 macro
H A Dmt8135-clk.h87 #define CLK_TOP_SPI_SEL 76 macro
H A Dmediatek,mt7981-clk.h91 #define CLK_TOP_SPI_SEL 78 macro
H A Dmt8516-clk.h189 #define CLK_TOP_SPI_SEL 157 macro
H A Dmediatek,mt7988-clk.h70 #define CLK_TOP_SPI_SEL 42 macro
H A Dmediatek,mt6795-clk.h100 #define CLK_TOP_SPI_SEL 89 macro
H A Dmt8173-clk.h102 #define CLK_TOP_SPI_SEL 92 macro
H A Dmt6765-clk.h142 #define CLK_TOP_SPI_SEL 107 macro
H A Dmediatek,mt8365-clk.h80 #define CLK_TOP_SPI_SEL 70 macro
H A Dmt2712-clk.h139 #define CLK_TOP_SPI_SEL 108 macro
H A Dmt8192-clk.h34 #define CLK_TOP_SPI_SEL 22 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt7986-topckgen.c179 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI_SEL, "spi_sel", spi_parents, 0x000,
H A Dclk-mt7981-topckgen.c296 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI_SEL, "spi_sel", spi_parents,
H A Dclk-mt6735-topckgen.c344 …MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI_SEL, "spi_sel", spi_sel_parents, CLK_CFG_2, CLK_CFG_2_SET, CLK_CF…
H A Dclk-mt7988-topckgen.c134 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI_SEL, "spi_sel", spi_parents, 0x030, 0x034, 0x038, 0, 3, 7,
H A Dclk-mt6795-topckgen.c467 TOP_MUX_GATE(CLK_TOP_SPI_SEL, "spi_sel", spi_parents, 0x60, 16, 3, 23, 0),
H A Dclk-mt8173-topckgen.c546 MUX_GATE(CLK_TOP_SPI_SEL, "spi_sel", spi_parents, 0x0060, 16, 3, 23),
H A Dclk-mt8135.c374 MUX_GATE(CLK_TOP_SPI_SEL, "spi_sel", spi_parents, 0x0150, 16, 3, 23),
H A Dclk-mt8516.c423 MUX(CLK_TOP_SPI_SEL, "spi_sel", spi_parents,
H A Dclk-mt8167.c612 MUX(CLK_TOP_SPI_SEL, "spi_sel", spi_parents,
H A Dclk-mt2712.c657 MUX_GATE(CLK_TOP_SPI_SEL, "spi_sel", spi_parents, 0x060, 16, 3, 23),

12