Home
last modified time | relevance | path

Searched refs:CLK_TOP_SENIF_SEL (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h100 #define CLK_TOP_SENIF_SEL 90 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt8365.c492 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENIF_SEL, "senif_sel", senif_parents,