Home
last modified time | relevance | path

Searched refs:CLK_TOP_PEXTP_TL_P2_SEL (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dmediatek,mt7988-clk.h79 #define CLK_TOP_PEXTP_TL_P2_SEL 51 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt7988-topckgen.c154 MUX_GATE_CLR_SET_UPD(CLK_TOP_PEXTP_TL_P2_SEL, "pextp_tl_p2_sel", pextp_tl_ck_parents, 0x050,