Home
last modified time | relevance | path

Searched refs:CLK_TOP_PEXTP_TL_P1_SEL (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dmediatek,mt7988-clk.h78 #define CLK_TOP_PEXTP_TL_P1_SEL 50 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt7988-topckgen.c152 MUX_GATE_CLR_SET_UPD(CLK_TOP_PEXTP_TL_P1_SEL, "pextp_tl_p1_sel", pextp_tl_ck_parents, 0x050,