Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_48K_TIMING (Results 1 – 3 of 3) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dmt2701-clk.h157 #define CLK_TOP_AUD_48K_TIMING 146 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt2701.c641 GATE_TOP_AUD(CLK_TOP_AUD_48K_TIMING, "a1sys_hp_ck", "aud_mux1_div",
/linux/arch/arm/boot/dts/mediatek/
H A Dmt2701.dtsi437 <&topckgen CLK_TOP_AUD_48K_TIMING>,