Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL2_D8 (Results 1 – 14 of 14) sorted by relevance

/linux/sound/soc/mediatek/mt8183/
H A Dmt8183-afe-clk.c37 CLK_TOP_APLL2_D8, enumerator
76 [CLK_TOP_APLL2_D8] = "top_apll2_d8",
334 afe_priv->clk[CLK_TOP_APLL2_D8]); in apll2_mux_setting()
338 aud_clks[CLK_TOP_APLL2_D8], ret); in apll2_mux_setting()
/linux/include/dt-bindings/clock/
H A Dmt8516-clk.h72 #define CLK_TOP_APLL2_D8 40 macro
H A Dmediatek,mt8365-clk.h61 #define CLK_TOP_APLL2_D8 51 macro
H A Dmt6779-clk.h90 #define CLK_TOP_APLL2_D8 80 macro
H A Dmt8183-clk.h115 #define CLK_TOP_APLL2_D8 79 macro
H A Dmt2712-clk.h82 #define CLK_TOP_APLL2_D8 51 macro
H A Dmt8186-clk.h123 #define CLK_TOP_APLL2_D8 104 macro
H A Dmt8192-clk.h120 #define CLK_TOP_APLL2_D8 108 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt8186-topckgen.c58 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "apll2", 1, 8),
H A Dclk-mt8167.c74 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "rg_apll2_d4_en", 1, 2),
H A Dclk-mt2712.c90 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "apll2_ck", 1, 8),
H A Dclk-mt8183.c78 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "apll2", 1, 8),
H A Dclk-mt8365.c83 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "apll2_ck", 1, 8),
H A Dclk-mt8192.c66 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "apll2", 1, 8),