Home
last modified time | relevance | path

Searched refs:CLK_SET_RATE_PARENT (Results 1 – 25 of 427) sorted by relevance

12345678910>>...18

/linux/drivers/clk/hisilicon/
H A Dclk-hi3670.c81 CLK_SET_RATE_PARENT, 0x0, 0, 0, },
83 CLK_SET_RATE_PARENT, 0x0, 3, 0, },
85 CLK_SET_RATE_PARENT, 0x0, 27, 0, },
87 CLK_SET_RATE_PARENT, 0x460, 16, 0, },
89 CLK_SET_RATE_PARENT, 0x460, 18, 0, },
91 CLK_SET_RATE_PARENT, 0x460, 20, 0, },
93 CLK_SET_RATE_PARENT, 0x410, 27, 0, },
95 CLK_SET_RATE_PARENT, 0x410, 28, 0, },
97 CLK_SET_RATE_PARENT, 0x410, 26, 0, },
99 CLK_SET_RATE_PARENT, 0x410, 30, 0, },
[all …]
H A Dclk-hi3660.c53 CLK_SET_RATE_PARENT, 0x0, 0, 0, },
55 CLK_SET_RATE_PARENT, 0x0, 21, 0, },
57 CLK_SET_RATE_PARENT, 0x0, 30, 0, },
59 CLK_SET_RATE_PARENT, 0x0, 31, 0, },
61 CLK_SET_RATE_PARENT, 0x10, 0, 0, },
63 CLK_SET_RATE_PARENT, 0x10, 1, 0, },
65 CLK_SET_RATE_PARENT, 0x10, 2, 0, },
67 CLK_SET_RATE_PARENT, 0x10, 3, 0, },
69 CLK_SET_RATE_PARENT, 0x10, 4, 0, },
71 CLK_SET_RATE_PARENT, 0x10, 5, 0, },
[all …]
H A Dclk-hi6220.c52 …{ HI6220_WDT0_PCLK, "wdt0_pclk", "ref32k", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 12,…
53 …{ HI6220_WDT1_PCLK, "wdt1_pclk", "ref32k", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 13,…
54 …{ HI6220_WDT2_PCLK, "wdt2_pclk", "ref32k", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 14,…
55 …{ HI6220_TIMER0_PCLK, "timer0_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 15,…
56 …{ HI6220_TIMER1_PCLK, "timer1_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 16,…
57 …{ HI6220_TIMER2_PCLK, "timer2_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 17,…
58 …{ HI6220_TIMER3_PCLK, "timer3_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 18,…
59 …{ HI6220_TIMER4_PCLK, "timer4_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 19,…
60 …{ HI6220_TIMER5_PCLK, "timer5_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 20,…
61 …{ HI6220_TIMER6_PCLK, "timer6_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 21,…
[all …]
H A Dclk-hi3620.c85 …{ HI3620_TIMER0_MUX, "timer0_mux", timer0_mux_p, ARRAY_SIZE(timer0_mux_p), CLK_SET_RATE_PARENT, 0,…
86 …{ HI3620_TIMER1_MUX, "timer1_mux", timer1_mux_p, ARRAY_SIZE(timer1_mux_p), CLK_SET_RATE_PARENT, 0,…
87 …{ HI3620_TIMER2_MUX, "timer2_mux", timer2_mux_p, ARRAY_SIZE(timer2_mux_p), CLK_SET_RATE_PARENT, 0,…
88 …{ HI3620_TIMER3_MUX, "timer3_mux", timer3_mux_p, ARRAY_SIZE(timer3_mux_p), CLK_SET_RATE_PARENT, 0,…
89 …{ HI3620_TIMER4_MUX, "timer4_mux", timer4_mux_p, ARRAY_SIZE(timer4_mux_p), CLK_SET_RATE_PARENT, 0x…
90 …{ HI3620_TIMER5_MUX, "timer5_mux", timer5_mux_p, ARRAY_SIZE(timer5_mux_p), CLK_SET_RATE_PARENT, 0x…
91 …{ HI3620_TIMER6_MUX, "timer6_mux", timer6_mux_p, ARRAY_SIZE(timer6_mux_p), CLK_SET_RATE_PARENT, 0x…
92 …{ HI3620_TIMER7_MUX, "timer7_mux", timer7_mux_p, ARRAY_SIZE(timer7_mux_p), CLK_SET_RATE_PARENT, 0x…
93 …{ HI3620_TIMER8_MUX, "timer8_mux", timer8_mux_p, ARRAY_SIZE(timer8_mux_p), CLK_SET_RATE_PARENT, 0x…
94 …{ HI3620_TIMER9_MUX, "timer9_mux", timer9_mux_p, ARRAY_SIZE(timer9_mux_p), CLK_SET_RATE_PARENT, 0x…
[all …]
H A Dcrg-hi3798cv200.c76 CLK_SET_RATE_PARENT, 0xa0, 8, 3, 0, mmc_mux_table, },
79 CLK_SET_RATE_PARENT, 0x188, 2, 2, 0, comphy_mux_table, },
82 CLK_SET_RATE_PARENT, 0x188, 10, 2, 0, comphy_mux_table, },
84 ARRAY_SIZE(sdio_mux_p), CLK_SET_RATE_PARENT,
93 CLK_SET_RATE_PARENT, 0xa0, 12, 3, mmc_phase_degrees,
96 CLK_SET_RATE_PARENT, 0xa0, 16, 3, mmc_phase_degrees,
103 CLK_SET_RATE_PARENT, 0x68, 4, 0, },
106 CLK_SET_RATE_PARENT, 0x6C, 4, 0, },
108 CLK_SET_RATE_PARENT, 0x6C, 8, 0, },
110 CLK_SET_RATE_PARENT, 0x6C, 12, 0, },
[all …]
H A Dclk-hi3559a.c142 CLK_SET_RATE_PARENT, 0x170, 2, 3, 0, fmc_mux_table,
146 CLK_SET_RATE_PARENT, 0x1a8, 24, 3, 0, mmc_mux_table,
150 CLK_SET_RATE_PARENT, 0x1ec, 24, 3, 0, mmc_mux_table,
155 CLK_SET_RATE_PARENT, 0x214, 24, 3, 0, mmc_mux_table,
160 CLK_SET_RATE_PARENT, 0x23c, 24, 3, 0, mmc_mux_table,
165 CLK_SET_RATE_PARENT, 0xe8, 3, 1, 0, sysapb_mux_table
170 CLK_SET_RATE_PARENT, 0xe8, 0, 1, 0, sysbus_mux_table
175 CLK_SET_RATE_PARENT, 0x198, 28, 2, 0, uart_mux_table
180 CLK_SET_RATE_PARENT, 0xe4, 0, 2, 0, a73_clksel_mux_table
187 CLK_SET_RATE_PARENT, 0x170, 1, 0,
[all …]
H A Dclk-hix5hd2.c60 CLK_SET_RATE_PARENT, 0x5c, 8, 3, 0, sfc_mux_table, },
62 CLK_SET_RATE_PARENT, 0xa0, 8, 2, 0, sdio_mux_table, },
64 CLK_SET_RATE_PARENT, 0x9c, 8, 2, 0, sdio_mux_table, },
67 CLK_SET_RATE_PARENT, 0x120, 8, 2, 0, fephy_mux_table, },
73 CLK_SET_RATE_PARENT, 0x5c, 0, 0, },
75 CLK_SET_RATE_PARENT, 0x5c, 4, CLK_GATE_SET_TO_DISABLE, },
78 CLK_SET_RATE_PARENT, 0x9c, 0, 0, },
80 CLK_SET_RATE_PARENT, 0x9c, 1, 0, },
82 CLK_SET_RATE_PARENT, 0x9c, 4, CLK_GATE_SET_TO_DISABLE, },
85 CLK_SET_RATE_PARENT, 0xa0, 0, 0, },
[all …]
/linux/drivers/clk/eswin/
H A Dclk-eic7700.c209 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_GPU_GRAY, 31, 0),
211 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VI_PHY, 1, 0),
213 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER, 0, 0),
215 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER, 1, 0),
217 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER, 2, 0),
219 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER, 3, 0),
237 CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,
413 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84, 0, 2,
417 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_ETH0, 2, 1,
423 CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_DSP_ACLK, 0, 1,
[all …]
/linux/drivers/clk/samsung/
H A Dclk-exynos7870.c501 CLK_SET_RATE_PARENT, 0),
505 CLK_CON_GAT_MIF_CMU_DISPAUD_DECON_ECLK, 0, CLK_SET_RATE_PARENT, 0),
509 CLK_CON_GAT_MIF_CMU_DISPAUD_DECON_VCLK, 0, CLK_SET_RATE_PARENT, 0),
512 CLK_SET_RATE_PARENT, 0),
515 CLK_SET_RATE_PARENT, 0),
518 CLK_SET_RATE_PARENT, 0),
521 CLK_SET_RATE_PARENT, 0),
525 CLK_CON_GAT_MIF_CMU_FSYS_USB20DRD_REFCLK, 0, CLK_SET_RATE_PARENT,
529 CLK_SET_RATE_PARENT, 0),
532 CLK_SET_RATE_PARENT, 0),
[all …]
H A Dclk-artpec8.c326 "mout_clkcmu_cdc_core", CLK_CON_DIV_CLKCMU_CDC_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),
328 "mout_clkcmu_dlp_core", CLK_CON_DIV_CLKCMU_DLP_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),
346 "mout_clkcmu_trfm_core", CLK_CON_DIV_CLKCMU_TRFM_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),
356 "mout_clkcmu_vip0_core", CLK_CON_DIV_CLKCMU_VIP0_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),
358 "mout_clkcmu_vip1_core", CLK_CON_DIV_CLKCMU_VIP1_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),
360 "mout_clkcmu_vpp_core", CLK_CON_DIV_CLKCMU_VPP_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),
495 CLK_SET_RATE_PARENT | CLK_RECALC_NEW_RATES, 0),
499 CLK_CON_MUX_CLK_CPUCL_PLL, 0, 1, CLK_SET_RATE_PARENT, 0),
504 "mout_clk_cpucl_pll", 1, 1, CLK_SET_RATE_PARENT),
529 CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
[all …]
/linux/drivers/clk/mmp/
H A Dclk-of-pxa168.c125 CLK_SET_RATE_PARENT, in pxa168_pll_init()
163 …{0, "twsi0_mux", twsi_parent_names, ARRAY_SIZE(twsi_parent_names), CLK_SET_RATE_PARENT, APBC_TWSI0…
164 …{0, "twsi1_mux", twsi_parent_names, ARRAY_SIZE(twsi_parent_names), CLK_SET_RATE_PARENT, APBC_TWSI1…
165 …{0, "kpc_mux", kpc_parent_names, ARRAY_SIZE(kpc_parent_names), CLK_SET_RATE_PARENT, APBC_KPC, 4, 3…
166 …{0, "pwm0_mux", pwm_parent_names, ARRAY_SIZE(pwm_parent_names), CLK_SET_RATE_PARENT, APBC_PWM0, 4,…
167 …{0, "pwm1_mux", pwm_parent_names, ARRAY_SIZE(pwm_parent_names), CLK_SET_RATE_PARENT, APBC_PWM1, 4,…
168 …{0, "pwm2_mux", pwm_parent_names, ARRAY_SIZE(pwm_parent_names), CLK_SET_RATE_PARENT, APBC_PWM2, 4,…
169 …{0, "pwm3_mux", pwm_parent_names, ARRAY_SIZE(pwm_parent_names), CLK_SET_RATE_PARENT, APBC_PWM3, 4,…
170 …{0, "uart0_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART0…
171 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1…
[all …]
H A Dclk-of-mmp2.c175 …{MMP2_CLK_I2S0, "i2s0_clk", "i2s0_pll", CLK_SET_RATE_PARENT, MPMU_ACGR, 0x200000, 0x200000, 0x0, 0…
176 …{MMP2_CLK_I2S1, "i2s1_clk", "i2s1_pll", CLK_SET_RATE_PARENT, MPMU_ACGR, 0x100000, 0x100000, 0x0, 0…
201 CLK_SET_RATE_PARENT, in mmp2_main_clk_init()
208 CLK_SET_RATE_PARENT, in mmp2_main_clk_init()
213 CLK_SET_RATE_PARENT, in mmp2_main_clk_init()
239 …{0, "uart0_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART0…
240 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1…
241 …{0, "uart2_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART2…
242 …{0, "uart3_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART3…
243 …{0, "ssp0_mux", ssp_parent_names, ARRAY_SIZE(ssp_parent_names), CLK_SET_RATE_PARENT, APBC_SSP0, 4,…
[all …]
H A Dclk-of-pxa910.c105 CLK_SET_RATE_PARENT, in pxa910_pll_init()
128 …{0, "uart0_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART0…
129 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1…
130 …{0, "ssp0_mux", ssp_parent_names, ARRAY_SIZE(ssp_parent_names), CLK_SET_RATE_PARENT, APBC_SSP0, 4,…
131 …{0, "ssp1_mux", ssp_parent_names, ARRAY_SIZE(ssp_parent_names), CLK_SET_RATE_PARENT, APBC_SSP1, 4,…
132 …{0, "timer0_mux", timer_parent_names, ARRAY_SIZE(timer_parent_names), CLK_SET_RATE_PARENT, APBC_TI…
133 …{0, "timer1_mux", timer_parent_names, ARRAY_SIZE(timer_parent_names), CLK_SET_RATE_PARENT, APBC_TI…
137 …{0, "uart2_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBCP_UART…
141 …{PXA910_CLK_TWSI0, "twsi0_clk", "pll1_13_1_5", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x3, 0x3, 0x0, 0, …
142 …{PXA910_CLK_GPIO, "gpio_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_GPIO, 0x3, 0x3, 0x0, 0, &reset_l…
[all …]
H A Dclk-of-pxa1928.c80 CLK_SET_RATE_PARENT, in pxa1928_pll_init()
99 …{0, "uart0_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, PXA1928_CL…
100 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, PXA1928_CL…
101 …{0, "uart2_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, PXA1928_CL…
102 …{0, "uart3_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, PXA1928_CL…
103 …{0, "ssp0_mux", ssp_parent_names, ARRAY_SIZE(ssp_parent_names), CLK_SET_RATE_PARENT, PXA1928_CLK_S…
104 …{0, "ssp1_mux", ssp_parent_names, ARRAY_SIZE(ssp_parent_names), CLK_SET_RATE_PARENT, PXA1928_CLK_S…
108 …{PXA1928_CLK_TWSI0, "twsi0_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI0 * 4, 0x3, 0x3, 0…
109 …{PXA1928_CLK_TWSI1, "twsi1_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI1 * 4, 0x3, 0x3, 0…
110 …{PXA1928_CLK_TWSI2, "twsi2_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI2 * 4, 0x3, 0x3, 0…
[all …]
H A Dclk-pxa1908-apbc.c48 {PXA1908_CLK_TWSI0, "twsi0_clk", "pll1_32", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x3, 3, 0, 0, NULL},
49 {PXA1908_CLK_TWSI1, "twsi1_clk", "pll1_32", CLK_SET_RATE_PARENT, APBC_TWSI1, 0x3, 3, 0, 0, NULL},
50 {PXA1908_CLK_TWSI3, "twsi3_clk", "pll1_32", CLK_SET_RATE_PARENT, APBC_TWSI3, 0x3, 3, 0, 0, NULL},
51 {PXA1908_CLK_GPIO, "gpio_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_GPIO, 0x3, 3, 0, 0, NULL},
52 …{PXA1908_CLK_KPC, "kpc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_KPC, 0x3, 3, 0, MMP_CLK_GATE_NEED_…
53 …{PXA1908_CLK_RTC, "rtc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_RTC, 0x83, 0x83, 0, MMP_CLK_GATE_N…
54 …{PXA1908_CLK_PWM1, "pwm1_clk", "pwm01_apb_share", CLK_SET_RATE_PARENT, APBC_PWM1, 0x2, 2, 0, 0, NU…
55 …{PXA1908_CLK_PWM3, "pwm3_clk", "pwm23_apb_share", CLK_SET_RATE_PARENT, APBC_PWM3, 0x2, 2, 0, 0, NU…
56 …{PXA1908_CLK_UART0, "uart0_clk", "uart0_mux", CLK_SET_RATE_PARENT, APBC_UART0, 0x3, 3, 0, 0, &uart…
57 …{PXA1908_CLK_UART1, "uart1_clk", "uart1_mux", CLK_SET_RATE_PARENT, APBC_UART1, 0x3, 3, 0, 0, &uart…
[all …]
/linux/drivers/clk/rockchip/
H A Dclk-rk3308.c199 MUX(0, "clk_uart0_mux", mux_uart0_p, CLK_SET_RATE_PARENT,
203 MUX(0, "clk_uart1_mux", mux_uart1_p, CLK_SET_RATE_PARENT,
207 MUX(0, "clk_uart2_mux", mux_uart2_p, CLK_SET_RATE_PARENT,
211 MUX(0, "clk_uart3_mux", mux_uart3_p, CLK_SET_RATE_PARENT,
215 MUX(0, "clk_uart4_mux", mux_uart4_p, CLK_SET_RATE_PARENT,
219 MUX(0, "dclk_vop_mux", mux_dclk_vop_p, CLK_SET_RATE_PARENT,
223 MUX(SCLK_RTC32K, "clk_rtc32k", mux_rtc32k_p, CLK_SET_RATE_PARENT,
227 MUX(0, "clk_pdm_mux", mux_pdm_p, CLK_SET_RATE_PARENT,
231 MUX(SCLK_I2S0_8CH_TX_MUX, "clk_i2s0_8ch_tx_mux", mux_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,
235 MUX(SCLK_I2S0_8CH_RX_MUX, "clk_i2s0_8ch_rx_mux", mux_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,
[all …]
/linux/drivers/clk/qcom/
H A Ddispcc-glymur.c276 .flags = CLK_SET_RATE_PARENT,
291 .flags = CLK_SET_RATE_PARENT,
314 .flags = CLK_SET_RATE_PARENT,
328 .flags = CLK_SET_RATE_PARENT,
342 .flags = CLK_SET_RATE_PARENT,
357 .flags = CLK_SET_RATE_PARENT,
371 .flags = CLK_SET_RATE_PARENT,
386 .flags = CLK_SET_RATE_PARENT,
401 .flags = CLK_SET_RATE_PARENT,
416 .flags = CLK_SET_RATE_PARENT,
[all …]
H A Ddispcc-sm8450.c301 .flags = CLK_SET_RATE_PARENT,
321 .flags = CLK_SET_RATE_PARENT,
336 .flags = CLK_SET_RATE_PARENT,
351 .flags = CLK_SET_RATE_PARENT,
365 .flags = CLK_SET_RATE_PARENT,
380 .flags = CLK_SET_RATE_PARENT,
395 .flags = CLK_SET_RATE_PARENT,
410 .flags = CLK_SET_RATE_PARENT,
424 .flags = CLK_SET_RATE_PARENT,
439 .flags = CLK_SET_RATE_PARENT,
[all …]
H A Ddispcc-sm8550.c291 .flags = CLK_SET_RATE_PARENT,
311 .flags = CLK_SET_RATE_PARENT,
326 .flags = CLK_SET_RATE_PARENT,
341 .flags = CLK_SET_RATE_PARENT,
355 .flags = CLK_SET_RATE_PARENT,
370 .flags = CLK_SET_RATE_PARENT,
385 .flags = CLK_SET_RATE_PARENT,
400 .flags = CLK_SET_RATE_PARENT,
414 .flags = CLK_SET_RATE_PARENT,
429 .flags = CLK_SET_RATE_PARENT,
[all …]
H A Dcamcc-x1p42100.c101 .flags = CLK_SET_RATE_PARENT,
124 .flags = CLK_SET_RATE_PARENT,
180 .flags = CLK_SET_RATE_PARENT,
265 .flags = CLK_SET_RATE_PARENT,
321 .flags = CLK_SET_RATE_PARENT,
409 .flags = CLK_SET_RATE_PARENT,
431 .flags = CLK_SET_RATE_PARENT,
453 .flags = CLK_SET_RATE_PARENT,
469 .flags = CLK_SET_RATE_PARENT,
492 .flags = CLK_SET_RATE_PARENT,
[all …]
H A Dcamcc-sm8250.c88 .flags = CLK_SET_RATE_PARENT,
111 .flags = CLK_SET_RATE_PARENT,
162 .flags = CLK_SET_RATE_PARENT,
213 .flags = CLK_SET_RATE_PARENT,
264 .flags = CLK_SET_RATE_PARENT,
315 .flags = CLK_SET_RATE_PARENT,
412 .flags = CLK_SET_RATE_PARENT,
434 .flags = CLK_SET_RATE_PARENT,
455 .flags = CLK_SET_RATE_PARENT,
470 .flags = CLK_SET_RATE_PARENT,
[all …]
H A Ddispcc1-nord.c352 .flags = CLK_SET_RATE_PARENT,
373 .flags = CLK_SET_RATE_PARENT,
389 .flags = CLK_SET_RATE_PARENT,
405 .flags = CLK_SET_RATE_PARENT,
421 .flags = CLK_SET_RATE_PARENT,
437 .flags = CLK_SET_RATE_PARENT,
453 .flags = CLK_SET_RATE_PARENT,
469 .flags = CLK_SET_RATE_PARENT,
485 .flags = CLK_SET_RATE_PARENT,
501 .flags = CLK_SET_RATE_PARENT,
[all …]
H A Ddispcc0-nord.c352 .flags = CLK_SET_RATE_PARENT,
373 .flags = CLK_SET_RATE_PARENT,
389 .flags = CLK_SET_RATE_PARENT,
405 .flags = CLK_SET_RATE_PARENT,
421 .flags = CLK_SET_RATE_PARENT,
437 .flags = CLK_SET_RATE_PARENT,
453 .flags = CLK_SET_RATE_PARENT,
469 .flags = CLK_SET_RATE_PARENT,
485 .flags = CLK_SET_RATE_PARENT,
501 .flags = CLK_SET_RATE_PARENT,
[all …]
H A Dcamcc-sm8650.c107 .flags = CLK_SET_RATE_PARENT,
130 .flags = CLK_SET_RATE_PARENT,
185 .flags = CLK_SET_RATE_PARENT,
268 .flags = CLK_SET_RATE_PARENT,
323 .flags = CLK_SET_RATE_PARENT,
378 .flags = CLK_SET_RATE_PARENT,
433 .flags = CLK_SET_RATE_PARENT,
488 .flags = CLK_SET_RATE_PARENT,
543 .flags = CLK_SET_RATE_PARENT,
598 .flags = CLK_SET_RATE_PARENT,
[all …]
/linux/drivers/clk/sophgo/
H A Dclk-sg2044.c835 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
845 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
855 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
865 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
875 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
885 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
895 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
905 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
915 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
925 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
[all …]

12345678910>>...18