Home
last modified time | relevance | path

Searched refs:CLK_SDMMC0 (Results 1 – 9 of 9) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dexynos5250.h84 #define CLK_SDMMC0 280 macro
H A Dexynos4.h135 #define CLK_SDMMC0 297 macro
H A Dexynos3250.h205 #define CLK_SDMMC0 199 macro
H A Drk3568-cru.h241 #define CLK_SDMMC0 177 macro
/linux/drivers/clk/samsung/
H A Dclk-exynos5250.c564 GATE(CLK_SDMMC0, "sdmmc0", "div_aclk200", GATE_IP_FSYS, 12, 0, 0),
H A Dclk-exynos3250.c647 GATE(CLK_SDMMC0, "sdmmc0", "div_aclk_200", GATE_IP_FSYS, 5, 0, 0),
H A Dclk-exynos4.c842 GATE(CLK_SDMMC0, "sdmmc0", "aclk133", GATE_IP_FSYS, 5,
/linux/arch/arm/boot/dts/samsung/
H A Dexynos3250.dtsi555 clocks = <&cmu CLK_SDMMC0>, <&cmu CLK_SCLK_MMC0>;
H A Dexynos4.dtsi322 clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;