Home
last modified time | relevance | path

Searched refs:CLK_SCLK_UART3 (Results 1 – 15 of 15) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dexynos5410.h25 #define CLK_SCLK_UART3 131 macro
H A Dexynos5250.h46 #define CLK_SCLK_UART3 149 macro
H A Dexynos7-clk.h40 #define CLK_SCLK_UART3 6 macro
H A Dexynos4.h67 #define CLK_SCLK_UART3 154 macro
H A Dexynos5420.h32 #define CLK_SCLK_UART3 131 macro
/linux/drivers/clk/samsung/
H A Dclk-exynos5410.c221 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
H A Dclk-exynos5250.c500 GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
H A Dclk-exynos7.c359 GATE(CLK_SCLK_UART3, "sclk_uart3", "dout_sclk_uart3",
H A Dclk-exynos5420.c988 GATE(CLK_SCLK_UART3, "sclk_uart3", "dout_uart3",
H A Dclk-exynos4.c787 GATE(CLK_SCLK_UART3, "uclk3", "div_uart3", SRC_MASK_PERIL0, 12,
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5410.dtsi361 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
H A Dexynos4.dtsi485 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
H A Dexynos5250.dtsi1211 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
H A Dexynos5420.dtsi1334 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
/linux/arch/arm64/boot/dts/exynos/
H A Dexynos7.dtsi224 <&clock_top0 CLK_SCLK_UART3>,