Searched refs:CLK_SCLK_MMC2 (Results 1 – 21 of 21) sorted by relevance
/linux/include/dt-bindings/clock/ |
H A D | exynos5410.h | 28 #define CLK_SCLK_MMC2 134 macro
|
H A D | exynos5250.h | 38 #define CLK_SCLK_MMC2 141 macro
|
H A D | exynos7-clk.h | 59 #define CLK_SCLK_MMC2 6 macro
|
H A D | exynos4.h | 60 #define CLK_SCLK_MMC2 147 macro
|
H A D | exynos5420.h | 35 #define CLK_SCLK_MMC2 134 macro
|
H A D | exynos3250.h | 257 #define CLK_SCLK_MMC2 249 macro
|
H A D | exynos5433.h | 558 #define CLK_SCLK_MMC2 61 macro
|
/linux/drivers/clk/samsung/ |
H A D | clk-exynos5410.c | 179 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",
|
H A D | clk-exynos3250.c | 104 #define CLKS_NR_MAIN (CLK_SCLK_MMC2 + 1) 551 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc2_pre",
|
H A D | clk-exynos5250.c | 482 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",
|
H A D | clk-exynos7.c | 521 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "dout_sclk_mmc2",
|
H A D | clk-exynos4.c | 775 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2", SRC_MASK_FSYS, 8,
|
H A D | clk-exynos5420.c | 1013 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "dout_mmc2",
|
H A D | clk-exynos5433.c | 2338 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "mout_sclk_mmc2_user",
|
/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos5410.dtsi | 156 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
|
H A D | exynos3250.dtsi | 579 clocks = <&cmu CLK_SDMMC2>, <&cmu CLK_SCLK_MMC2>;
|
H A D | exynos4.dtsi | 340 clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
|
H A D | exynos5250.dtsi | 579 clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
|
H A D | exynos5420.dtsi | 342 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
|
/linux/arch/arm64/boot/dts/exynos/ |
H A D | exynos7.dtsi | 607 <&clock_top1 CLK_SCLK_MMC2>;
|
H A D | exynos5433.dtsi | 1877 <&cmu_fsys CLK_SCLK_MMC2>;
|