/linux/include/dt-bindings/clock/ |
H A D | exynos5410.h | 49 #define CLK_PWM 279 macro
|
H A D | thead,th1520-clk-ap.h | 61 #define CLK_PWM 51 macro
|
H A D | exynos5250.h | 115 #define CLK_PWM 311 macro
|
H A D | sophgo,cv1800.h | 71 #define CLK_PWM 60 macro
|
H A D | s5pv210.h | 155 #define CLK_PWM 137 macro
|
H A D | exynos4.h | 174 #define CLK_PWM 336 macro
|
H A D | exynos5420.h | 88 #define CLK_PWM 279 macro
|
H A D | exynos3250.h | 208 #define CLK_PWM 202 macro
|
/linux/drivers/clk/samsung/ |
H A D | clk-exynos5410.c | 213 GATE(CLK_PWM, "pwm", "aclk66", GATE_IP_PERIC, 24, 0, 0),
|
H A D | clk-s5pv210.c | 571 GATE(CLK_PWM, "pwm", "dout_pclkp", CLK_GATE_IP3, 23, 0, 0),
|
H A D | clk-exynos5250.c | 598 GATE(CLK_PWM, "pwm", "div_aclk66", GATE_IP_PERIC, 24, 0, 0),
|
H A D | clk-exynos3250.c | 655 GATE(CLK_PWM, "pwm", "div_aclk_100", GATE_IP_PERIL, 24, 0, 0),
|
H A D | clk-exynos4.c | 754 GATE(CLK_PWM, "pwm", "aclk100", GATE_IP_PERIL, 24, 0, 0),
|
H A D | clk-exynos5420.c | 1096 GATE(CLK_PWM, "pwm", "mout_user_aclk66_peric",
|
/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos5410.dtsi | 329 clocks = <&clock CLK_PWM>;
|
H A D | s5pv210.dtsi | 291 clocks = <&clocks CLK_PWM>;
|
H A D | exynos4.dtsi | 668 clocks = <&clock CLK_PWM>;
|
H A D | exynos5250.dtsi | 1178 clocks = <&clock CLK_PWM>;
|
H A D | exynos5420.dtsi | 1301 clocks = <&clock CLK_PWM>;
|
/linux/drivers/clk/sophgo/ |
H A D | clk-cv1800.c | 1089 [CLK_PWM] = &clk_pwm.common.hw, 1320 [CLK_PWM] = &clk_pwm.common.hw,
|
/linux/drivers/clk/thead/ |
H A D | clk-th1520-ap.c | 809 static CCU_GATE(CLK_PWM, pwm_clk, "pwm", perisys_apb_pclk_pd, 0x204, BIT(18), 0);
|