Searched refs:CLK_PDMA0 (Results 1 – 16 of 16) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 57 #define CLK_PDMA0 362 macro
|
| H A D | exynos5250.h | 79 #define CLK_PDMA0 275 macro
|
| H A D | s5pv210.h | 115 #define CLK_PDMA0 97 macro
|
| H A D | exynos4.h | 130 #define CLK_PDMA0 292 macro
|
| H A D | exynos5420.h | 122 #define CLK_PDMA0 362 macro
|
| H A D | exynos3250.h | 207 #define CLK_PDMA0 201 macro
|
| H A D | exynos5433.h | 562 #define CLK_PDMA0 65 macro
|
| /linux/drivers/clk/samsung/ |
| H A D | clk-exynos5250.c | 559 GATE(CLK_PDMA0, "pdma0", "div_aclk200", GATE_IP_FSYS, 1, 0, 0),
|
| H A D | clk-exynos3250.c | 649 GATE(CLK_PDMA0, "pdma0", "div_aclk_200", GATE_IP_FSYS, 0, 0, 0),
|
| H A D | clk-exynos5420.c | 1038 GATE(CLK_PDMA0, "pdma0", "aclk200_fsys", GATE_BUS_FSYS0, 1, 0, 0),
|
| H A D | clk-exynos4.c | 838 GATE(CLK_PDMA0, "pdma0", "aclk133", GATE_IP_FSYS, 0,
|
| H A D | clk-exynos5433.c | 2349 GATE(CLK_PDMA0, "pdma0", "aclk_pdma0", ENABLE_IP_FSYS0, 0, 0, 0),
|
| /linux/arch/arm/boot/dts/samsung/ |
| H A D | s5pv210.dtsi | 125 clocks = <&clocks CLK_PDMA0>;
|
| H A D | exynos3250.dtsi | 601 clocks = <&cmu CLK_PDMA0>;
|
| H A D | exynos4.dtsi | 678 clocks = <&clock CLK_PDMA0>;
|
| H A D | exynos5420.dtsi | 555 clocks = <&clock CLK_PDMA0>;
|