Home
last modified time | relevance | path

Searched refs:CLK_GSCL_WB (Results 1 – 4 of 4) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dexynos5250.h65 #define CLK_GSCL_WB 261 macro
H A Dexynos5420.h163 #define CLK_GSCL_WB 464 macro
/linux/drivers/clk/samsung/
H A Dclk-exynos5250.c529 GATE(CLK_GSCL_WB, "gscl_wb", "div_gscl_wb", GATE_IP_GSCL, 6, 0, 0),
H A Dclk-exynos5420.c1170 GATE(CLK_GSCL_WB, "gscl_wb", "sclk_gscl_wb", GATE_IP_GSCL1, 13,