Searched refs:CLK_DIV_DDR5_MAIN (Results 1 – 2 of 2) sorted by relevance
34 #define CLK_DIV_DDR5_MAIN 25 macro
624 static DEFINE_SG2044_DIV_RO(CLK_DIV_DDR5_MAIN, clk_div_ddr5_main,