Searched refs:CLK_DIV_DDR0_MAIN (Results 1 – 2 of 2) sorted by relevance
24 #define CLK_DIV_DDR0_MAIN 15 macro
564 static DEFINE_SG2044_DIV_RO(CLK_DIV_DDR0_MAIN, clk_div_ddr0_main,