Home
last modified time | relevance | path

Searched refs:CC_REG (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/crypto/ccree/
H A Dcc_fips.c26 reg = cc_ioread(drvdata, CC_REG(GPR_HOST)); in cc_get_tee_fips_status()
49 cc_iowrite(drvdata, CC_REG(HOST_GPR0), val); in cc_set_ree_fips_status()
126 val = (CC_REG(HOST_IMR) & ~irq); in fips_dsr()
127 cc_iowrite(drvdata, CC_REG(HOST_IMR), val); in fips_dsr()
H A Dcc_request_mgr.c146 CC_REG(DSCRPTR_QUEUE_SRAM_SIZE)); in cc_req_mgr_init()
188 void __iomem *reg = drvdata->cc_base + CC_REG(DSCRPTR_QUEUE_WORD0); in enqueue_seq()
248 cc_ioread(drvdata, CC_REG(DSCRPTR_QUEUE_CONTENT)); in cc_queues_status()
526 cc_ioread(drvdata, CC_REG(DSCRPTR_QUEUE_CONTENT)); in send_request_init()
627 cc_iowrite(drvdata, CC_REG(HOST_ICR), irq); in comp_handler()
638 drvdata->irq |= cc_ioread(drvdata, CC_REG(HOST_IRR)); in comp_handler()
649 cc_iowrite(drvdata, CC_REG(HOST_ICR), irq); in comp_handler()
657 cc_iowrite(drvdata, CC_REG(HOST_IMR), in comp_handler()
658 cc_ioread(drvdata, CC_REG(HOST_IMR)) & ~drvdata->comp_mask); in comp_handler()
H A Dcc_pm.c24 cc_iowrite(drvdata, CC_REG(HOST_POWER_DOWN_EN), POWER_DOWN_ENABLE); in cc_pm_suspend()
48 cc_iowrite(drvdata, CC_REG(HOST_POWER_DOWN_EN), POWER_DOWN_DISABLE); in cc_pm_resume()
H A Dcc_sram_mgr.c24 start = cc_ioread(drvdata, CC_REG(HOST_SEP_SRAM_THRESHOLD)); in cc_sram_mgr_init()
H A Dcc_debugfs.c13 .offset = CC_REG(_X) \
H A Dcc_driver.h94 #define CC_REG(reg_name) CC_ ## reg_name ## _REG_OFFSET macro