Home
last modified time | relevance | path

Searched refs:BIT_3 (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/scsi/
H A Dqla1280.h20 #define BIT_3 0x8 macro
148 #define NV_DATA_IN BIT_3
156 #define CDMA_CONF_SENAB BIT_3 /* SXP to DMA Data enable */
173 #define DDMA_CONF_SENAB BIT_3 /* SXP to DMA Data enable */
569 #define RF_BAD_PAYLOAD BIT_3 /* Bad payload. */
/linux/drivers/scsi/qla2xxx/
H A Dqla_target.h180 #define NOTIFY_ACK_FLAGS_TERMINATE BIT_3
513 #define CTIO_CRC2_AF_DIF_DSD_ENA BIT_3
855 TRC_XFR_RDY = BIT_3,
H A Dqla_init.c1195 mb[1] = BIT_2 | BIT_3; in qla24xx_async_gnl()
4598 (BIT_4 | BIT_3)) >> 3; in qla2x00_update_fw_options()
4600 (BIT_3 | BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
4618 (BIT_3 | BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
4646 ha->fw_options[2] |= BIT_3; in qla2x00_update_fw_options()
4671 ha->fw_options[2] |= BIT_3; in qla24xx_update_fw_options()
5404 nv->firmware_options[0] = BIT_3 | BIT_1; in qla2x00_nvram_config()
5447 nv->firmware_options[0] &= ~BIT_3; in qla2x00_nvram_config()
5525 ha->flags.enable_target_reset = ((nv->host_p[1] & BIT_3) ? 1 : 0); in qla2x00_nvram_config()
5600 icb->firmware_options[0] &= ~BIT_3; in qla2x00_nvram_config()
[all …]
/linux/drivers/net/ethernet/qlogic/qlcnic/
H A Dqlcnic_ctx.c1348 arg1 &= ~(BIT_2 | BIT_3); in qlcnic_config_switch_port()
1354 arg2 |= (BIT_2 | BIT_3); in qlcnic_config_switch_port()
1364 arg2 &= ~(BIT_1 | BIT_2 | BIT_3); in qlcnic_config_switch_port()
1368 arg2 &= ~BIT_3; in qlcnic_config_switch_port()
1376 arg1 |= (BIT_3 | BIT_5); in qlcnic_config_switch_port()
H A Dqlcnic_hdr.h198 #define BIT_3 0x8 macro
495 #define TA_CTL_BUSY BIT_3
H A Dqlcnic_dcb.c553 if (mbx_out & BIT_3) in qlcnic_83xx_dcb_get_hw_capability()
H A Dqlcnic_minidump.c26 #define QLCNIC_DUMP_ORCRB BIT_3
H A Dqlcnic_sriov_pf.c703 cmd.req.arg[2] |= BIT_1 | BIT_3 | BIT_8; in qlcnic_sriov_set_vf_acl()
H A Dqlcnic_sriov_common.c385 if (status & BIT_3) in qlcnic_sriov_get_vf_vport_info()
H A Dqlcnic_83xx_init.c1024 #define QLC_83XX_SET_VXLAN_UDP_DPORT BIT_3
H A Dqlcnic_io.c366 #define QLCNIC_ENCAP_INNER_L4_UDP BIT_3
H A Dqlcnic_83xx_hw.c2022 lro_bit_mask = (mode ? (BIT_0 | BIT_1 | BIT_2 | BIT_3) : 0); in qlcnic_83xx_config_hw_lro()
/linux/drivers/scsi/qla4xxx/
H A Dql4_def.h83 #define BIT_3 0x8 macro
240 #define SRB_DMA_VALID BIT_3 /* DMA Buffer mapped. */
H A Dql4_os.c3559 conn->tcp_timer_scale |= BIT_3; in qla4xxx_copy_from_fwddb_param()
3665 SET_BITVAL(sess->entry_state, options, BIT_3); in qla4xxx_copy_to_fwddb_param()
3679 SET_BITVAL(sess->discovery_auth_optional, options, BIT_3); in qla4xxx_copy_to_fwddb_param()
3688 SET_BITVAL(conn->tcp_timer_scale & BIT_2, options, BIT_3); in qla4xxx_copy_to_fwddb_param()
3795 conn->tcp_timer_scale |= BIT_3; in qla4xxx_copy_to_sess_conn_params()