Home
last modified time | relevance | path

Searched refs:B43_PHY_CCK (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/net/wireless/broadcom/b43/
H A Dphy_lp.h9 #define B43_LPPHY_B_VERSION B43_PHY_CCK(0x00) /* B PHY version */
10 #define B43_LPPHY_B_BBCONFIG B43_PHY_CCK(0x01) /* B PHY BBConfig */
11 #define B43_LPPHY_B_RX_STAT0 B43_PHY_CCK(0x04) /* B PHY RX Status0 */
12 #define B43_LPPHY_B_RX_STAT1 B43_PHY_CCK(0x05) /* B PHY RX Status1 */
13 #define B43_LPPHY_B_CRS_THRESH B43_PHY_CCK(0x06) /* B PHY CRS Thresh */
14 #define B43_LPPHY_B_TXERROR B43_PHY_CCK(0x07) /* B PHY TxError */
15 #define B43_LPPHY_B_CHANNEL B43_PHY_CCK(0x08) /* B PHY Channel */
16 #define B43_LPPHY_B_WORKAROUND B43_PHY_CCK(0x09) /* B PHY workaround */
17 #define B43_LPPHY_B_TEST B43_PHY_CCK(0x0A) /* B PHY Test */
18 #define B43_LPPHY_B_FOURWIRE_ADDR B43_PHY_CCK(0x0B) /* B PHY Fourwire Address */
[all …]
H A Dphy_g.h9 #define B43_PHY_VERSION_CCK B43_PHY_CCK(0x00) /* Versioning register for B-PHY */
10 #define B43_PHY_CCKBBANDCFG B43_PHY_CCK(0x01) /* Contains antenna 0/1 control bit */
11 #define B43_PHY_PGACTL B43_PHY_CCK(0x15) /* PGA control */
15 #define B43_PHY_FBCTL1 B43_PHY_CCK(0x18) /* Frequency bandwidth control 1 */
16 #define B43_PHY_ITSSI B43_PHY_CCK(0x29) /* Idle TSSI */
17 #define B43_PHY_LO_LEAKAGE B43_PHY_CCK(0x2D) /* Measured LO leakage */
18 #define B43_PHY_ENERGY B43_PHY_CCK(0x33) /* Energy */
19 #define B43_PHY_SYNCCTL B43_PHY_CCK(0x35)
20 #define B43_PHY_FBCTL2 B43_PHY_CCK(0x38) /* Frequency bandwidth control 2 */
21 #define B43_PHY_DACCTL B43_PHY_CCK(0x60) /* DAC control */
[all …]
H A Dlo.c385 sav->phy_cck_14 = b43_phy_read(dev, B43_PHY_CCK(0x14)); in lo_measure_setup()
391 b43_phy_set(dev, B43_PHY_CCK(0x14), 0x200); in lo_measure_setup()
395 b43_phy_write(dev, B43_PHY_CCK(0x16), 0x410); in lo_measure_setup()
396 b43_phy_write(dev, B43_PHY_CCK(0x17), 0x820); in lo_measure_setup()
405 sav->phy_cck_3E = b43_phy_read(dev, B43_PHY_CCK(0x3E)); in lo_measure_setup()
422 b43_phy_write(dev, B43_PHY_CCK(0x3E), 0); in lo_measure_setup()
429 sav->phy_cck_2A = b43_phy_read(dev, B43_PHY_CCK(0x2A)); in lo_measure_setup()
438 sav->phy_cck_30 = b43_phy_read(dev, B43_PHY_CCK(0x30)); in lo_measure_setup()
439 sav->phy_cck_06 = b43_phy_read(dev, B43_PHY_CCK(0x06)); in lo_measure_setup()
440 b43_phy_write(dev, B43_PHY_CCK(0x30), 0x00FF); in lo_measure_setup()
[all …]
H A Dphy_g.c1261 sav.phy_cck_5A = b43_phy_read(dev, B43_PHY_CCK(0x5A)); in b43_radio_init2050()
1262 sav.phy_cck_59 = b43_phy_read(dev, B43_PHY_CCK(0x59)); in b43_radio_init2050()
1263 sav.phy_cck_58 = b43_phy_read(dev, B43_PHY_CCK(0x58)); in b43_radio_init2050()
1266 sav.phy_cck_30 = b43_phy_read(dev, B43_PHY_CCK(0x30)); in b43_radio_init2050()
1269 b43_phy_write(dev, B43_PHY_CCK(0x30), 0xFF); in b43_radio_init2050()
1312 b43_phy_maskset(dev, B43_PHY_CCK(0x03), 0xFFBF, 0x40); in b43_radio_init2050()
1328 b43_phy_write(dev, B43_PHY_CCK(0x2B), 0x1403); in b43_radio_init2050()
1342 b43_phy_write(dev, B43_PHY_CCK(0x58), 0); in b43_radio_init2050()
1345 b43_phy_write(dev, B43_PHY_CCK(0x5A), 0x0480); in b43_radio_init2050()
1346 b43_phy_write(dev, B43_PHY_CCK(0x59), 0xC810); in b43_radio_init2050()
[all …]
H A Dphy_common.h18 #define B43_PHY_CCK(reg) ((reg) | B43_PHYROUTE_BASE) macro