Home
last modified time | relevance | path

Searched refs:ATTR04__ATTR_PAL__SHIFT (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h389 #define ATTR04__ATTR_PAL__SHIFT 0x00000000 macro
H A Ddce_8_0_sh_mask.h10888 #define ATTR04__ATTR_PAL__SHIFT 0x0 macro
H A Ddce_11_0_sh_mask.h11084 #define ATTR04__ATTR_PAL__SHIFT 0x0 macro
H A Ddce_10_0_sh_mask.h11272 #define ATTR04__ATTR_PAL__SHIFT 0x0 macro
H A Ddce_11_2_sh_mask.h12338 #define ATTR04__ATTR_PAL__SHIFT 0x0 macro
H A Ddce_12_0_sh_mask.h64730 #define ATTR04__ATTR_PAL__SHIFT macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h27485 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_1_0_sh_mask.h46391 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_0_1_sh_mask.h45478 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_2_1_sh_mask.h48713 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_2_1_0_sh_mask.h48755 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_1_2_sh_mask.h52897 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_1_5_sh_mask.h51968 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_1_6_sh_mask.h54700 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_1_4_sh_mask.h386 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_0_2_sh_mask.h54550 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h60002 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h63146 #define ATTR04__ATTR_PAL__SHIFT macro
H A Ddcn_3_2_0_sh_mask.h48754 #define ATTR04__ATTR_PAL__SHIFT macro