Home
last modified time | relevance | path

Searched refs:ARCH_DMA_MINALIGN (Results 1 – 25 of 31) sorted by relevance

12

/linux/arch/mips/include/asm/mach-ip32/
H A Dkmalloc.h7 #define ARCH_DMA_MINALIGN 32 macro
9 #define ARCH_DMA_MINALIGN 128 macro
/linux/arch/riscv/mm/
H A Ddma-noncoherent.c15 int dma_cache_alignment __ro_after_init = ARCH_DMA_MINALIGN;
133 WARN_TAINT(!coherent && riscv_cbom_block_size > ARCH_DMA_MINALIGN, in arch_setup_dma_ops()
137 ARCH_DMA_MINALIGN, riscv_cbom_block_size); in arch_setup_dma_ops()
/linux/drivers/usb/core/
H A Dbuffer.c39 if (ARCH_DMA_MINALIGN <= 32) in usb_init_pool_max()
41 else if (ARCH_DMA_MINALIGN <= 64) in usb_init_pool_max()
43 else if (ARCH_DMA_MINALIGN <= 128) in usb_init_pool_max()
/linux/arch/arm64/mm/
H A Ddma-mapping.c45 WARN_TAINT(!coherent && cls > ARCH_DMA_MINALIGN, in arch_setup_dma_ops()
49 ARCH_DMA_MINALIGN, cls); in arch_setup_dma_ops()
/linux/arch/parisc/include/asm/
H A Dcache.h24 #define ARCH_DMA_MINALIGN 128 macro
26 #define ARCH_DMA_MINALIGN 32 macro
/linux/arch/arm64/include/asm/
H A Dcache.h35 #define ARCH_DMA_MINALIGN (128) macro
83 return cwg ? 4 << cwg : ARCH_DMA_MINALIGN; in cache_line_size_of_cpu()
/linux/include/linux/
H A Dcache.h185 #ifdef ARCH_DMA_MINALIGN
188 #define ARCH_DMA_MINALIGN __alignof__(unsigned long long) macro
H A Ddma-map-ops.h290 if (size >= 2 * ARCH_DMA_MINALIGN || in dma_kmalloc_size_aligned()
H A Ddma-mapping.h582 return ARCH_DMA_MINALIGN; in dma_get_cache_alignment()
/linux/arch/mips/include/asm/mach-n64/
H A Dkmalloc.h6 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/mips/include/asm/mach-generic/
H A Dkmalloc.h10 #define ARCH_DMA_MINALIGN 128 macro
/linux/arch/mips/include/asm/mach-tx49xx/
H A Dkmalloc.h5 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/m68k/include/asm/
H A Dcache.h12 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/microblaze/include/asm/
H A Dcache.h22 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/arm/include/asm/
H A Dcache.h18 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/hexagon/include/asm/
H A Dcache.h15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/nios2/include/asm/
H A Dcache.h21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/sh/include/asm/
H A Dcache.h21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/include/crypto/
H A Dalgapi.h27 #ifdef ARCH_DMA_MINALIGN
28 #define CRYPTO_DMA_ALIGN ARCH_DMA_MINALIGN
/linux/arch/xtensa/include/asm/
H A Dcache.h32 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/csky/include/asm/
H A Dcache.h11 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/arch/arc/include/asm/
H A Dcache.h52 #define ARCH_DMA_MINALIGN SMP_CACHE_BYTES macro
/linux/arch/powerpc/include/asm/
H A Dcache.h37 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/linux/drivers/counter/
H A Dcounter-core.c38 unsigned long privdata[] __aligned(ARCH_DMA_MINALIGN);
/linux/drivers/gpu/drm/
H A Ddrm_managed.c55 u8 __aligned(ARCH_DMA_MINALIGN) data[];

12