| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_ring_mux.c | 37 { AMDGPU_RING_PRIO_DEFAULT, "gfx_low"},
88 if (mux->ring_entry[i].ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT) { in amdgpu_mux_resubmit_chunks()
219 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT) in amdgpu_ring_mux_set_wptr()
230 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT && mux->pending_trailing_fence_signaled) { in amdgpu_ring_mux_set_wptr()
237 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT && e->sw_cptr < mux->wptr_resubmit) in amdgpu_ring_mux_set_wptr()
243 if (ring->hw_prio > AMDGPU_RING_PRIO_DEFAULT || mux->wptr_resubmit < wptr) { in amdgpu_ring_mux_set_wptr()
358 sw_ring_info[idx].hw_pio : AMDGPU_RING_PRIO_DEFAULT; in amdgpu_sw_ring_priority()
370 if (ring->hw_prio > AMDGPU_RING_PRIO_DEFAULT && in amdgpu_mcbp_scan()
373 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT && in amdgpu_mcbp_scan()
399 if (adev->gfx.mcbp && ring->hw_prio > AMDGPU_RING_PRIO_DEFAULT) { in amdgpu_sw_ring_ib_begin()
[all …]
|
| H A D | amdgpu_ctx.c | 158 hw_prio = AMDGPU_RING_PRIO_DEFAULT; in amdgpu_ctx_get_hw_prio()
164 hw_prio = AMDGPU_RING_PRIO_DEFAULT; in amdgpu_ctx_get_hw_prio()
|
| H A D | jpeg_v3_0.c | 124 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v3_0_sw_init()
|
| H A D | jpeg_v5_0_0.c | 112 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v5_0_0_sw_init()
|
| H A D | amdgpu_cper.c | 549 AMDGPU_RING_PRIO_DEFAULT, NULL); in amdgpu_cper_ring_init()
|
| H A D | amdgpu_ring.h | 52 AMDGPU_RING_PRIO_DEFAULT = 1, enumerator
|
| H A D | jpeg_v2_0.c | 110 0, AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v2_0_sw_init()
|
| H A D | jpeg_v4_0.c | 131 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v4_0_sw_init()
|
| H A D | jpeg_v4_0_5.c | 165 0, AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v4_0_5_sw_init()
|
| H A D | jpeg_v2_5.c | 154 0, AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v2_5_sw_init()
|
| H A D | uvd_v7_0.c | 451 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v7_0_sw_init()
473 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v7_0_sw_init()
|
| H A D | mes_v12_0.c | 1427 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v12_0_ring_init()
1452 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v12_0_kiq_ring_init()
|
| H A D | mes_v11_0.c | 1314 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v11_0_ring_init()
1339 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v11_0_kiq_ring_init()
|
| H A D | amdgpu_vpe.c | 285 AMDGPU_RING_PRIO_DEFAULT, NULL); in amdgpu_vpe_ring_init()
|
| H A D | jpeg_v5_0_1.c | 187 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v5_0_1_sw_init()
|
| H A D | sdma_v4_4_2.c | 1480 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v4_4_2_sw_init()
1501 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v4_4_2_sw_init()
|
| H A D | vcn_v3_0.c | 247 AMDGPU_RING_PRIO_DEFAULT, in vcn_v3_0_sw_init()
1905 [AMDGPU_RING_PRIO_DEFAULT].sched; in vcn_v3_0_limit_sched()
|
| H A D | jpeg_v4_0_3.c | 195 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v4_0_3_sw_init()
|
| H A D | vcn_v5_0_1.c | 149 AMDGPU_RING_PRIO_DEFAULT, &adev->vcn.inst[i].sched_score); in vcn_v5_0_1_sw_init()
|
| H A D | sdma_v7_0.c | 1333 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v7_0_sw_init()
|
| H A D | sdma_v6_0.c | 1347 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v6_0_sw_init()
|
| H A D | sdma_v5_2.c | 1338 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v5_2_sw_init()
|
| H A D | sdma_v5_0.c | 1420 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v5_0_sw_init()
|
| H A D | vcn_v1_0.c | 166 AMDGPU_RING_PRIO_DEFAULT, NULL); in vcn_v1_0_sw_init()
|
| H A D | vcn_v4_0_3.c | 205 AMDGPU_RING_PRIO_DEFAULT, in vcn_v4_0_3_sw_init()
|