Home
last modified time | relevance | path

Searched refs:AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h19645 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_0_1_sh_mask.h30840 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_2_1_sh_mask.h35687 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_5_1_sh_mask.h28308 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_5_0_sh_mask.h28329 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_1_2_sh_mask.h40285 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_1_5_sh_mask.h38422 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_1_6_sh_mask.h41330 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_1_4_sh_mask.h39606 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_0_2_sh_mask.h35524 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h40336 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro
H A Ddcn_3_2_0_sh_mask.h35711 #define AFMT1_AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT macro