| /illumos-gate/usr/src/uts/intel/io/vmm/amd/ |
| H A D | svm_msr.c | 104 wrmsr(MSR_AMD_TSC_RATIO, mult); in svm_msr_guest_enter()
116 wrmsr(MSR_LSTAR, host_msrs[IDX_MSR_LSTAR]); in svm_msr_guest_exit()
117 wrmsr(MSR_CSTAR, host_msrs[IDX_MSR_CSTAR]); in svm_msr_guest_exit()
118 wrmsr(MSR_STAR, host_msrs[IDX_MSR_STAR]); in svm_msr_guest_exit()
119 wrmsr(MSR_SF_MASK, host_msrs[IDX_MSR_SF_MASK]); in svm_msr_guest_exit()
123 wrmsr(MSR_AMD_TSC_RATIO, AMD_TSCM_RESET_VAL); in svm_msr_guest_exit()
|
| /illumos-gate/usr/src/uts/intel/io/vmm/intel/ |
| H A D | vmx_msr.c | 393 wrmsr(MSR_LSTAR, guest_msrs[IDX_MSR_LSTAR]); in vmx_msr_guest_enter()
394 wrmsr(MSR_CSTAR, guest_msrs[IDX_MSR_CSTAR]); in vmx_msr_guest_enter()
395 wrmsr(MSR_STAR, guest_msrs[IDX_MSR_STAR]); in vmx_msr_guest_enter()
396 wrmsr(MSR_SF_MASK, guest_msrs[IDX_MSR_SF_MASK]); in vmx_msr_guest_enter()
397 wrmsr(MSR_KGSBASE, guest_msrs[IDX_MSR_KGSBASE]); in vmx_msr_guest_enter()
414 wrmsr(MSR_LSTAR, host_msrs[IDX_MSR_LSTAR]); in vmx_msr_guest_exit()
415 wrmsr(MSR_CSTAR, host_msrs[IDX_MSR_CSTAR]); in vmx_msr_guest_exit()
416 wrmsr(MSR_STAR, host_msrs[IDX_MSR_STAR]); in vmx_msr_guest_exit()
417 wrmsr(MSR_SF_MASK, host_msrs[IDX_MSR_SF_MASK]); in vmx_msr_guest_exit()
|
| /illumos-gate/usr/src/uts/i86pc/ml/ |
| H A D | bios_call_src.S | 102 wrmsr
110 wrmsr
118 wrmsr
198 wrmsr
317 wrmsr
365 wrmsr
370 wrmsr
375 wrmsr
|
| H A D | mpcore.S | 133 wrmsr
243 wrmsr
256 wrmsr
259 wrmsr
289 wrmsr
|
| H A D | fb_swtch_src.S | 112 wrmsr
115 wrmsr
118 wrmsr
218 wrmsr
|
| H A D | cpr_wakecode.S | 304 wrmsr
592 wrmsr
617 / restore %fsbase %gsbase %kgbase registers using wrmsr instruction
625 wrmsr
633 wrmsr
638 wrmsr
|
| /illumos-gate/usr/src/cmd/mdb/intel/amd64/kmdb/ |
| H A D | kmdb_asmutil.S | 85 wrmsr(uint32_t addr, uint64_t *valp)
90 ENTRY(wrmsr)
94 wrmsr
96 SET_SIZE(wrmsr)
|
| /illumos-gate/usr/src/uts/intel/os/ |
| H A D | desctbls.c | 670 wrmsr(MSR_AMD_GSBASE, (uint64_t)&cpus[0]); in init_gdt()
682 wrmsr(MSR_AMD_FSBASE, 0x200000000ul); in init_gdt()
683 wrmsr(MSR_AMD_KGSBASE, 0x200000000ul); in init_gdt()
1155 wrmsr(MSR_AMD_LSTAR, (uintptr_t)tr_brand_sys_syscall); in brand_interpositioning_enable()
1156 wrmsr(MSR_AMD_CSTAR, (uintptr_t)tr_brand_sys_syscall32); in brand_interpositioning_enable()
1158 wrmsr(MSR_AMD_LSTAR, (uintptr_t)brand_sys_syscall); in brand_interpositioning_enable()
1159 wrmsr(MSR_AMD_CSTAR, (uintptr_t)brand_sys_syscall32); in brand_interpositioning_enable()
1167 wrmsr(MSR_INTC_SEP_EIP, in brand_interpositioning_enable()
1170 wrmsr(MSR_INTC_SEP_EIP, (uintptr_t)brand_sys_sysenter); in brand_interpositioning_enable()
1208 wrmsr(MSR_AMD_LSTAR, (uintptr_t)tr_sys_syscall); in brand_interpositioning_disable()
[all …]
|
| H A D | hma.c | 357 wrmsr(MSR_IA32_FEAT_CTRL, fctrl); in hma_vmx_cpu_vmxon()
785 wrmsr(MSR_CPC_EXTD_EVTSEL(i), in hma_svm_cpc_enter()
815 wrmsr(MSR_CPC_EXTD_EVTSEL(i), evtsel); in hma_svm_cpc_enter()
816 wrmsr(MSR_CPC_EXTD_CTR(i), cpc_state->hscs_regs[i].hc_ctr); in hma_svm_cpc_enter()
854 wrmsr(MSR_CPC_EXTD_EVTSEL(i), evtsel & ~AMD_PERF_EVTSEL_CTR_EN); in hma_svm_cpc_exit()
855 wrmsr(MSR_CPC_EXTD_CTR(i), in hma_svm_cpc_exit()
865 wrmsr(MSR_CPC_EXTD_EVTSEL(i), in hma_svm_cpc_exit()
884 wrmsr(MSR_AMD_EFER, efer); in hma_svm_cpu_activate()
887 wrmsr(MSR_AMD_VM_HSAVE_PA, hsave_pa); in hma_svm_cpu_activate()
|
| /illumos-gate/usr/src/uts/i86pc/os/cpupm/ |
| H A D | turbo.c | 111 wrmsr(IA32_MPERF_MSR, 0); in update_turbo_info()
112 wrmsr(IA32_APERF_MSR, 0); in update_turbo_info()
144 wrmsr(IA32_MPERF_MSR, 0); in reset_turbo_info()
145 wrmsr(IA32_APERF_MSR, 0); in reset_turbo_info()
|
| /illumos-gate/usr/src/uts/i86pc/os/ |
| H A D | mp_startup.c | 198 wrmsr(MSR_AMD_STAR, in init_cpu_syscall()
201 wrmsr(MSR_AMD_LSTAR, in init_cpu_syscall()
203 wrmsr(MSR_AMD_CSTAR, in init_cpu_syscall()
206 wrmsr(MSR_AMD_LSTAR, in init_cpu_syscall()
208 wrmsr(MSR_AMD_CSTAR, in init_cpu_syscall()
219 wrmsr(MSR_AMD_SFMASK, flags); in init_cpu_syscall()
249 wrmsr(MSR_INTC_SEP_ESP, 0); in init_cpu_syscall()
252 wrmsr(MSR_INTC_SEP_EIP, in init_cpu_syscall()
255 wrmsr(MSR_INTC_SEP_EIP, in init_cpu_syscall()
1223 wrmsr(MSR_AMD_DE_CFG, in workaround_errata()
[all …]
|
| H A D | mach_kdi.c | 160 wrmsr(MSR_AMD_GSBASE, (uint64_t)cpu); in boot_kdi_tmpinit()
167 wrmsr(MSR_AMD_GSBASE, (uint64_t)old); in boot_kdi_tmpfini()
|
| /illumos-gate/usr/src/uts/i86pc/io/apix/ |
| H A D | apix_regops.c | 100 wrmsr((REG_X2APIC_BASE_MSR + (msr >> 2)), tmp); in local_x2apic_write()
118 wrmsr((REG_X2APIC_BASE_MSR + (APIC_INT_CMD1 >> 2)), in local_x2apic_write_int_cmd()
148 wrmsr(REG_APIC_BASE_MSR, apic_base_msr); in apic_enable_x2apic()
|
| /illumos-gate/usr/src/test/bhyve-tests/tests/common/ |
| H A D | payload_utils.S | 74 ENTRY(wrmsr)
79 wrmsr
81 SET_SIZE(wrmsr)
|
| /illumos-gate/usr/src/test/bhyve-tests/tests/inst_emul/ |
| H A D | payload_cpuid_guest_state.c | 83 wrmsr(0x1B, rdmsr(0x1B) & ~APICBASE_ENABLED); in test_leaf_1_apic()
88 wrmsr(0x1B, rdmsr(0x1B) | APICBASE_ENABLED); in test_leaf_1_apic()
|
| H A D | payload_wrmsr.S | 26 wrmsr
|
| /illumos-gate/usr/src/uts/intel/pcbe/ |
| H A D | p4_pcbe.c | 950 wrmsr(p4_ctrs[i].pc_caddr, cfgs[i]->p4_rawpic); in p4_pcbe_program()
951 wrmsr(p4_escrs[cfgs[i]->p4_escr_ndx].pe_addr, escr); in p4_pcbe_program()
965 wrmsr(p4_ctrs[i].pc_ctladdr, cccr); in p4_pcbe_program()
971 wrmsr(p4_ctrs[i].pc_caddr, cfgs[i]->p4_rawpic); in p4_pcbe_program()
972 wrmsr(p4_escrs[cfgs[i]->p4_escr_ndx].pe_addr, in p4_pcbe_program()
979 wrmsr(p4_ctrs[i].pc_ctladdr, in p4_pcbe_program()
991 wrmsr(p4_ctrs[i].pc_ctladdr, 0ULL); in p4_pcbe_allstop()
|
| H A D | opteron_pcbe.c | 967 wrmsr(opd.opd_pesf(i), cfgs[i]->opt_evsel); in opt_pcbe_program()
968 wrmsr(opd.opd_picf(i), cfgs[i]->opt_rawpic); in opt_pcbe_program()
972 wrmsr(opd.opd_pesf(i), cfgs[i]->opt_evsel | in opt_pcbe_program()
983 wrmsr(opd.opd_pesf(i), 0ULL); in opt_pcbe_allstop()
|
| /illumos-gate/usr/src/test/util-tests/tests/dis/i386/ |
| H A D | tst.msr.out | 2 libdis_test+0x2: 0f 30 wrmsr
|
| H A D | tst.msr.s | 26 wrmsr
|
| /illumos-gate/usr/src/uts/i86pc/io/pcplusmp/ |
| H A D | apic_timer.c | 290 wrmsr(IA32_DEADLINE_TSC_MSR, 1ULL << 63); in deadline_timer_enable()
321 wrmsr(IA32_DEADLINE_TSC_MSR, ticks); in deadline_timer_reprogram()
|
| /illumos-gate/usr/src/uts/i86pc/dboot/ |
| H A D | dboot_grub.S | 256 wrmsr
273 wrmsr
|
| /illumos-gate/usr/src/test/bhyve-tests/tests/kdev/ |
| H A D | payload_wrmsr_tsc.c | 27 wrmsr(0x10, TSC_TARGET_WRVAL); in start()
|
| H A D | payload_rdmsr_tsc.c | 27 wrmsr(MSR_TSC, TSC_TARGET_WRVAL); in start()
|
| /illumos-gate/usr/src/cmd/mdb/intel/kmdb/ |
| H A D | kmdb_asmutil.h | 40 extern void wrmsr(uint32_t, uint64_t *);
|