Home
last modified time | relevance | path

Searched refs:t4_read_reg (Results 1 – 7 of 7) sorted by relevance

/illumos-gate/usr/src/uts/common/io/cxgbe/t4nex/
H A Dcudbg_wtp.c276 value = t4_read_reg(padap, A_SGE_DEBUG_DATA_LOW); in read_sge_debug_data()
279 value = t4_read_reg(padap, A_SGE_DEBUG_DATA_HIGH); in read_sge_debug_data()
346 value = t4_read_reg(padap, A_PCIE_CMDR_REQ_CNT); in t5_wtp_data()
356 value = t4_read_reg(padap, A_PCIE_T5_DMA_STAT3 + (i * 0x10)); in t5_wtp_data()
362 value = t4_read_reg(padap, A_SGE_DEBUG_DATA_HIGH_INDEX_6); in t5_wtp_data()
373 value = t4_read_reg(padap, A_SGE_DEBUG_DATA_HIGH_INDEX_3); in t5_wtp_data()
385 value = t4_read_reg(padap, A_ULP_TX_SE_CNT_CH0 + (i * 4)); in t5_wtp_data()
392 value = t4_read_reg(padap, 0x3081c + ((i * 4) << 12)); in t5_wtp_data()
401 value = t4_read_reg(padap, 0x30a80 + ((i * 4) << 12)); in t5_wtp_data()
407 value = t4_read_reg(padap, A_PCIE_CMDR_RSP_CNT); in t5_wtp_data()
[all …]
H A Dcudbg_lib.c694 swstate->fw_state = t4_read_reg(padap, A_PCIE_FW); in collect_sw_state()
766 ulptx_la_buff->rdptr[i] = t4_read_reg(padap, in collect_ulptx_la()
769 ulptx_la_buff->wrptr[i] = t4_read_reg(padap, in collect_ulptx_la()
772 ulptx_la_buff->rddata[i] = t4_read_reg(padap, in collect_ulptx_la()
777 t4_read_reg(padap, in collect_ulptx_la()
885 val1 = t4_read_reg(padap, A_SGE_STAT_TOTAL); in collect_wc_stats()
886 val2 = t4_read_reg(padap, A_SGE_STAT_MATCH); in collect_wc_stats()
937 lo = t4_read_reg(padap, A_MA_TARGET_MEM_ENABLE); in fill_meminfo()
940 hi = t4_read_reg(padap, A_MA_EDRAM0_BAR); in fill_meminfo()
949 hi = t4_read_reg(padap, A_MA_EDRAM1_BAR); in fill_meminfo()
[all …]
H A Dt4_ioctl.c144 r.value = t4_read_reg(sc, r.reg); in reg_rw()
160 *p++ = t4_read_reg(sc, start); in reg_block_dump()
1876 em = t4_read_reg(sc, A_MA_TARGET_MEM_ENABLE); in validate_mem_range()
1878 addr_len = t4_read_reg(sc, A_MA_EDRAM0_BAR); in validate_mem_range()
1886 addr_len = t4_read_reg(sc, A_MA_EDRAM1_BAR); in validate_mem_range()
1894 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY_BAR); in validate_mem_range()
1902 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY1_BAR); in validate_mem_range()
1950 *b++ = t4_read_reg(sc, mw_base + off + i); in read_card_mem()
H A Dt4_nexus.c1227 em = t4_read_reg(sc, A_MA_TARGET_MEM_ENABLE); in validate_mt_off_len()
1232 addr_len = t4_read_reg(sc, A_MA_EDRAM0_BAR); in validate_mt_off_len()
1239 addr_len = t4_read_reg(sc, A_MA_EDRAM1_BAR); in validate_mt_off_len()
1246 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY_BAR); in validate_mt_off_len()
1253 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY1_BAR); in validate_mt_off_len()
1622 val[0] = t4_read_reg(sc, A_TP_TIMER_RESOLUTION); in get_params__post_init()
1692 (void) t4_read_reg(sc, in setup_memwin()
1723 (void) t4_read_reg(sc, reg); in position_memwin()
2403 wc_total = t4_read_reg(sc, A_SGE_STAT_TOTAL); in update_wc_kstats()
2404 wc_failure = t4_read_reg(sc, A_SGE_STAT_MATCH); in update_wc_kstats()
H A Dadapter.h629 t4_read_reg(struct adapter *sc, uint32_t reg) in t4_read_reg() function
H A Dt4_sge.c246 sge_control = t4_read_reg(sc, A_SGE_CONTROL); in t4_sge_init()
297 sge_conm_ctrl = t4_read_reg(sc, A_SGE_CONM_CTRL); in t4_sge_init()
1073 r = t4_read_reg(sc, A_SGE_EGRESS_QUEUES_PER_PAGE_PF); in init_eq()
3390 bgmap = G_NUMPORTS(t4_read_reg(pi->adapter, A_MPS_CMN_CTL)); in update_port_info_kstats()
/illumos-gate/usr/src/uts/common/io/cxgbe/common/
H A Dt4_hw.c51 u32 val = t4_read_reg(adapter, reg); in t4_wait_op_done_val()
85 u32 v = t4_read_reg(adapter, addr) & ~mask; in t4_set_reg_field()
88 (void) t4_read_reg(adapter, addr); /* flush */ in t4_set_reg_field()
109 *vals++ = t4_read_reg(adap, data_reg); in t4_read_indirect()
159 *val = t4_read_reg(adap, A_PCIE_CFG_SPACE_DATA); in t4_hw_pci_read_cfg4()
191 pcie_fw = t4_read_reg(adap, A_PCIE_FW); in t4_report_fw_error()
384 pcie_fw = t4_read_reg(adap, A_PCIE_FW); in t4_wr_mbox_meat_timeout()
418 ctl = t4_read_reg(adap, ctl_reg); in t4_wr_mbox_meat_timeout()
470 (void) t4_read_reg(adap, ctl_reg); /* flush write */ in t4_wr_mbox_meat_timeout()
477 !((pcie_fw = t4_read_reg(adap, A_PCIE_FW)) & F_PCIE_FW_ERR) && in t4_wr_mbox_meat_timeout()
[all …]