| /illumos-gate/usr/src/uts/intel/io/vmm/intel/ |
| H A D | vmx_msr.c | 86 true_ctls_avail = (rdmsr(MSR_VMX_BASIC) & (1UL << 55)) != 0; in vmx_set_ctlreg()
88 val = rdmsr(ctl_reg); in vmx_set_ctlreg()
90 trueval = rdmsr(true_ctl_reg); /* step c */ in vmx_set_ctlreg()
272 misc_enable = rdmsr(MSR_IA32_MISC_ENABLE); in vmx_msr_init()
387 host_msrs[IDX_MSR_LSTAR] = rdmsr(MSR_LSTAR); in vmx_msr_guest_enter()
388 host_msrs[IDX_MSR_CSTAR] = rdmsr(MSR_CSTAR); in vmx_msr_guest_enter()
389 host_msrs[IDX_MSR_STAR] = rdmsr(MSR_STAR); in vmx_msr_guest_enter()
390 host_msrs[IDX_MSR_SF_MASK] = rdmsr(MSR_SF_MASK); in vmx_msr_guest_enter()
407 guest_msrs[IDX_MSR_LSTAR] = rdmsr(MSR_LSTAR); in vmx_msr_guest_exit()
408 guest_msrs[IDX_MSR_CSTAR] = rdmsr(MSR_CSTAR); in vmx_msr_guest_exit()
[all …]
|
| /illumos-gate/usr/src/uts/intel/io/vmm/amd/ |
| H A D | svm_msr.c | 93 host_msrs[IDX_MSR_LSTAR] = rdmsr(MSR_LSTAR); in svm_msr_guest_enter()
94 host_msrs[IDX_MSR_CSTAR] = rdmsr(MSR_CSTAR); in svm_msr_guest_enter()
95 host_msrs[IDX_MSR_STAR] = rdmsr(MSR_STAR); in svm_msr_guest_enter()
96 host_msrs[IDX_MSR_SF_MASK] = rdmsr(MSR_SF_MASK); in svm_msr_guest_enter()
|
| /illumos-gate/usr/src/cmd/mdb/intel/amd64/kmdb/ |
| H A D | kmdb_asmutil.S | 67 rdmsr(uint32_t addr, uint64_t *retp)
72 ENTRY(rdmsr)
74 rdmsr
78 SET_SIZE(rdmsr)
|
| /illumos-gate/usr/src/uts/intel/io/vmm/ |
| H A D | vmm_host.c | 61 vmm_host_efer = rdmsr(MSR_EFER); in vmm_host_state_init()
62 vmm_host_pat = rdmsr(MSR_PAT); in vmm_host_state_init()
161 return (rdmsr(MSR_FSBASE)); in vmm_get_host_fsbase()
|
| /illumos-gate/usr/src/uts/i86pc/os/cpupm/ |
| H A D | turbo.c | 109 mcnt = rdmsr(IA32_MPERF_MSR); in update_turbo_info()
110 acnt = rdmsr(IA32_APERF_MSR); in update_turbo_info()
128 mcnt = rdmsr(IA32_MPERF_MSR); in get_turbo_info()
129 acnt = rdmsr(IA32_APERF_MSR); in get_turbo_info()
|
| H A D | cpupm_throttle.c | 95 reg = rdmsr(IA32_CLOCK_MODULATION_MSR); in write_ctrl()
130 reg = rdmsr(IA32_CLOCK_MODULATION_MSR); in read_status()
|
| /illumos-gate/usr/src/uts/intel/os/ |
| H A D | hma.c | 353 fctrl = rdmsr(MSR_IA32_FEAT_CTRL); in hma_vmx_cpu_vmxon()
476 msr = rdmsr(MSR_IA32_VMX_BASIC); in hma_vmx_query_details()
491 msr = rdmsr(query_true_ctl ? in hma_vmx_query_details()
494 msr = rdmsr(MSR_IA32_VMX_PROCBASED2_CTLS); in hma_vmx_query_details()
505 msr = rdmsr(MSR_IA32_VMX_EPT_VPID_CAP); in hma_vmx_query_details()
533 msr = rdmsr(MSR_IA32_FEAT_CTRL); in hma_vmx_init()
755 const uint64_t evtsel = rdmsr(MSR_CPC_EXTD_EVTSEL(i)); in hma_svm_cpc_enter()
796 rdmsr(MSR_CPC_EXTD_CTR(i)); in hma_svm_cpc_enter()
839 cpc_state->hscs_regs[i].hc_ctr = rdmsr(MSR_CPC_EXTD_CTR(i)); in hma_svm_cpc_exit()
882 efer = rdmsr(MSR_AMD_EFER); in hma_svm_cpu_activate()
[all …]
|
| /illumos-gate/usr/src/uts/i86pc/io/apix/ |
| H A D | apix_regops.c | 84 i = (uint64_t)(rdmsr(REG_X2APIC_BASE_MSR + (msr >> 2)) & 0xffffffff); in local_x2apic_read()
94 tmp = rdmsr(REG_X2APIC_BASE_MSR + (msr >> 2)); in local_x2apic_write()
106 return (rdmsr(REG_X2APIC_BASE_MSR + (APIC_TASK_REG >> 2))); in get_local_x2apic_pri()
146 apic_base_msr = rdmsr(REG_APIC_BASE_MSR); in apic_enable_x2apic()
|
| /illumos-gate/usr/src/test/bhyve-tests/tests/kdev/ |
| H A D | payload_vlapic_msr_access.c | 105 uint64_t base = rdmsr(MSR_APICBASE); in start()
115 val = rdmsr(msr); in start()
|
| H A D | payload_rdmsr_tsc.c | 31 uint64_t tsc = rdmsr(MSR_TSC); in start()
|
| H A D | payload_vlapic_mmio_access.c | 48 uint64_t base = rdmsr(MSR_APICBASE); in start()
|
| /illumos-gate/usr/src/uts/i86pc/ml/ |
| H A D | bios_call_src.S | 97 rdmsr
105 rdmsr
113 rdmsr
196 rdmsr
315 rdmsr
|
| H A D | mpcore.S | 131 rdmsr
287 rdmsr
|
| H A D | cpr_wakecode.S | 130 rdmsr
139 rdmsr
144 rdmsr
301 rdmsr
590 rdmsr
|
| /illumos-gate/usr/src/test/bhyve-tests/tests/common/ |
| H A D | payload_utils.S | 65 ENTRY(rdmsr)
67 rdmsr
71 SET_SIZE(rdmsr)
|
| H A D | payload_utils.h | 28 uint64_t rdmsr(uint32_t);
|
| /illumos-gate/usr/src/test/bhyve-tests/tests/inst_emul/ |
| H A D | payload_cpuid_guest_state.c | 83 wrmsr(0x1B, rdmsr(0x1B) & ~APICBASE_ENABLED); in test_leaf_1_apic()
88 wrmsr(0x1B, rdmsr(0x1B) | APICBASE_ENABLED); in test_leaf_1_apic()
|
| H A D | payload_rdmsr.S | 24 rdmsr
|
| H A D | payload_exit_consistent.S | 23 rdmsr
|
| /illumos-gate/usr/src/test/util-tests/tests/dis/i386/ |
| H A D | tst.msr.out | 1 libdis_test: 0f 32 rdmsr
|
| H A D | tst.msr.s | 25 rdmsr
|
| /illumos-gate/usr/src/uts/i86pc/dboot/ |
| H A D | dboot_grub.S | 254 rdmsr
271 rdmsr
|
| /illumos-gate/usr/src/cmd/mdb/intel/kmdb/ |
| H A D | kmdb_asmutil.h | 39 extern void rdmsr(uint32_t, uint64_t *);
|
| /illumos-gate/usr/src/cmd/rdmsr/ |
| H A D | Makefile | 16 PROG = rdmsr
|
| /illumos-gate/usr/src/uts/i86pc/os/ |
| H A D | mp_startup.c | 778 if (((rdmsr(MSR_AMD_HWCR) & AMD_HWCR_TLBCACHEDIS) == 0) || in do_erratum_298()
779 ((rdmsr(MSR_AMD_BU_CFG) & AMD_BU_CFG_E298) == 0)) { in do_erratum_298()
790 (((rdmsr(MSR_AMD_HWCR) & AMD_HWCR_TLBCACHEDIS) == 0) || in do_erratum_298()
791 ((rdmsr(MSR_AMD_BU_CFG) & AMD_BU_CFG_E298) == 0))) { in do_erratum_298()
1224 rdmsr(MSR_AMD_DE_CFG) | AMD_DE_CFG_E721); in workaround_errata()
2163 wrmsr(MSR_AMD_EFER, rdmsr(MSR_AMD_EFER) | in cpu_asysc_enable()
2179 wrmsr(MSR_AMD_EFER, rdmsr(MSR_AMD_EFER) & in cpu_asysc_disable()
|