Searched refs:phy_write (Results 1 – 5 of 5) sorted by relevance
/illumos-gate/usr/src/uts/common/io/mii/ |
H A D | mii_marvell.c | 165 phy_write(ph, MVPHY_PSC, reg); in mvphy_reset_88e3016() 168 phy_write(ph, MVPHY_LED_PSEL, in mvphy_reset_88e3016() 174 phy_write(ph, MVPHY_PAGE_ADDR, 17); in mvphy_reset_88e3016() 175 phy_write(ph, MVPHY_PAGE_DATA, 0x3f60); in mvphy_reset_88e3016() 195 phy_write(ph, MII_CONTROL, reg); in mvphy_loop_88e3016() 202 phy_write(ph, MVPHY_PSC, reg); in mvphy_loop_88e3016() 219 phy_write(ph, MVPHY_PSC, reg); in mvphy_reset_88e3082() 231 phy_write(ph, MVPHY_EADR, 0); in mvphy_reset_88e1149() 239 phy_write(ph, MVPHY_PSC, reg); in mvphy_reset_88e1149() 243 phy_write(ph, MVPHY_EADR, 2); in mvphy_reset_88e1149() [all …]
|
H A D | mii_qualsemi.c | 50 phy_write(ph, QS_IMASK_REG, 0); in qs6612_reset() 83 phy_write(ph, QS_BTXPC, val | QS_BTXPC_SCRAM_DIS); in qs6612_check() 85 phy_write(ph, QS_BTXPC, val); in qs6612_check()
|
H A D | miipriv.h | 36 phy_write(phy, reg, phy_read(phy, reg) | (bit)) 38 phy_write(phy, reg, phy_read(phy, reg) & ~(bit)) 168 void phy_write(phy_handle_t *, uint8_t, uint16_t);
|
H A D | mii.c | 1075 phy_write(phy_handle_t *ph, uint8_t reg, uint16_t val) in phy_write() function 1128 phy_write(ph, MII_CONTROL, MII_CONTROL_ISOLATE); in phy_stop() 1204 phy_write(ph, MII_MSCONTROL, gtcr); in phy_loop() 1208 phy_write(ph, MII_CONTROL, bmcr); in phy_loop() 1358 phy_write(ph, MII_AN_ADVERT, anar); in phy_start() 1359 phy_write(ph, MII_CONTROL, bmcr & ~(MII_CONTROL_RSAN)); in phy_start() 1365 phy_write(ph, MII_MSCONTROL, gtcr); in phy_start() 1372 phy_write(ph, MII_CONTROL, bmcr); in phy_start()
|
/illumos-gate/usr/src/grub/grub-0.97/netboot/ |
H A D | davicom.c | 168 static void phy_write(int, u16); 253 static void phy_write(int location, u16 phy_data) in phy_write() function 335 phy_write(16, 0x5); /* DM9801 E4 */ in HPNA_process() 337 phy_write(16, 0x1005); /* DM9801 E3 and others */ in HPNA_process() 338 phy_write(25, ((phy_read(24) + 3) & 0xff) | 0xf000); in HPNA_process() 341 phy_write(16, 0x5); in HPNA_process() 342 phy_write(25, (phy_read(25) & 0xff00) + 2); in HPNA_process() 359 phy_write(0, 0); in davicom_media_chk()
|