Home
last modified time | relevance | path

Searched refs:MSR_AMD_FSBASE (Results 1 – 12 of 12) sorted by relevance

/illumos-gate/usr/src/grub/grub-0.97/stage2/
H A Dcontrolregs.h125 #define MSR_AMD_FSBASE 0xc0000100 /* 64-bit base address for %fs */ macro
/illumos-gate/usr/src/uts/i86pc/ml/
H A Dbios_call_src.S96 movl $MSR_AMD_FSBASE, %ecx
364 movl $MSR_AMD_FSBASE, %ecx
H A Dmpcore.S255 movl $MSR_AMD_FSBASE, %ecx
H A Dfb_swtch_src.S111 movl $MSR_AMD_FSBASE, %ecx
H A Dcpr_wakecode.S129 movl $MSR_AMD_FSBASE, %ecx
622 movl $MSR_AMD_FSBASE, %ecx
/illumos-gate/usr/src/uts/intel/sys/
H A Dcontrolregs.h201 #define MSR_AMD_FSBASE 0xc0000100 /* 64-bit base address for %fs */ macro
/illumos-gate/usr/src/uts/intel/amd64/sys/
H A Dprivregs.h136 movl $MSR_AMD_FSBASE, %ecx; \
/illumos-gate/usr/src/uts/intel/os/
H A Dsundep.c618 wrmsr(MSR_AMD_FSBASE, pcb->pcb_fsbase); in update_sregs()
H A Ddesctbls.c682 wrmsr(MSR_AMD_FSBASE, 0x200000000ul); in init_gdt()
H A Darchdep.c901 PANICNVADD(pnv, "fsbase", rdmsr(MSR_AMD_FSBASE)); in panic_saveregs()
/illumos-gate/usr/src/uts/intel/dtrace/
H A Dfasttrap_isa.c1663 case REG_FSBASE: return (rdmsr(MSR_AMD_FSBASE)); in fasttrap_getreg()
/illumos-gate/usr/src/uts/i86pc/os/
H A Dtrap.c1657 printf(fmt, "fsb", rdmsr(MSR_AMD_FSBASE), "gsb", rdmsr(MSR_AMD_GSBASE), in dumpregs()