Home
last modified time | relevance | path

Searched refs:MISC_REGISTERS_RESET_REG_2_SET (Results 1 – 4 of 4) sorted by relevance

/illumos-gate/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A Dmisc_bits.h37 #define MISC_REGISTERS_RESET_REG_2_SET 0x594 // MISC_REGISTERS_RE… macro
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_er.c195 REG_WR(pdev, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET, reset_mask2); in lm_er_process_kill_chip_reset()
H A Dlm_hw_init_reset.c2566 REG_WR(pdev,GRCBASE_MISC+MISC_REGISTERS_RESET_REG_2_SET,reset_reg_2_val); in init_misc_common()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c1678 REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET, in elink_emac_init()
1755 REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET, in elink_umac_enable()
1870 REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET, in elink_xmac_init()
1900 REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET, in elink_xmac_init()
2166 REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET, in elink_emac_enable()
2669 REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET, in elink_bmac_enable()
13994 MISC_REGISTERS_RESET_REG_2_SET, in elink_avoid_link_flap()