Home
last modified time | relevance | path

Searched refs:MDIO_WC_REG_IEEE0BLK_MIICNTL (Results 1 – 2 of 2) sorted by relevance

/illumos-gate/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A Dclc_reg.h530 #define MDIO_WC_REG_IEEE0BLK_MIICNTL 0x0 macro
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c4024 MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x1200); in elink_warpcore_restart_AN_KR()
4042 {MDIO_AN_DEVAD, MDIO_WC_REG_IEEE0BLK_MIICNTL, 0}, in elink_warpcore_enable_AN_KR()
4194 {MDIO_AN_DEVAD, MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x0}, in elink_warpcore_set_10G_KR()
4225 MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x2040); in elink_warpcore_set_10G_KR()
4244 MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x4000); in elink_warpcore_set_10G_KR()
4246 MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x0); in elink_warpcore_set_10G_KR()
4353 MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x100); in elink_warpcore_set_10G_XFI()
4600 {MDIO_WC_DEVAD, MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x2040}, in elink_warpcore_clear_regs()
4727 MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x1200); in elink_warpcore_config_runtime()
4914 MDIO_WC_REG_IEEE0BLK_MIICNTL, 0xfffe); in elink_warpcore_link_reset()
[all …]