Home
last modified time | relevance | path

Searched refs:EFX_BAR_WRITEO (Results 1 – 9 of 9) sorted by relevance

/illumos-gate/usr/src/uts/common/io/sfxge/common/
H A Dsiena_sram.c53 EFX_BAR_WRITEO(enp, FR_AZ_SRM_TX_DC_CFG_REG, &oword); in siena_sram_init()
56 EFX_BAR_WRITEO(enp, FR_AZ_TX_DC_CFG_REG, &oword); in siena_sram_init()
60 EFX_BAR_WRITEO(enp, FR_AZ_SRM_RX_DC_CFG_REG, &oword); in siena_sram_init()
63 EFX_BAR_WRITEO(enp, FR_AZ_RX_DC_CFG_REG, &oword); in siena_sram_init()
67 EFX_BAR_WRITEO(enp, FR_AZ_RX_DC_PF_WM_REG, &oword); in siena_sram_init()
71 EFX_BAR_WRITEO(enp, FR_AZ_SRM_UPD_EVQ_REG, &oword); in siena_sram_init()
93 EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_CFG_REG, &oword); in siena_sram_test()
101 EFX_BAR_WRITEO(enp, FR_AZ_SRM_RX_DC_CFG_REG, &oword); in siena_sram_test()
104 EFX_BAR_WRITEO(enp, FR_AZ_SRM_TX_DC_CFG_REG, &oword); in siena_sram_test()
156 EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_CFG_REG, &oword); in siena_sram_test()
[all …]
H A Defx_intr.c331 EFX_BAR_WRITEO(enp, FR_AZ_FATAL_INTR_REG_KER, &oword); in siena_intr_init()
338 EFX_BAR_WRITEO(enp, FR_AZ_INT_ADR_REG_KER, &oword); in siena_intr_init()
354 EFX_BAR_WRITEO(enp, FR_AZ_INT_EN_REG_KER, &oword); in siena_intr_enable()
365 EFX_BAR_WRITEO(enp, FR_AZ_INT_EN_REG_KER, &oword); in siena_intr_disable()
411 EFX_BAR_WRITEO(enp, FR_AZ_INT_EN_REG_KER, &oword); in siena_intr_trigger()
426 EFX_BAR_WRITEO(enp, FR_AZ_INT_EN_REG_KER, &oword); in siena_intr_trigger()
569 EFX_BAR_WRITEO(enp, FR_AZ_INT_ADR_REG_KER, &oword); in siena_intr_fini()
H A Defx_rx.c581 EFX_BAR_WRITEO(enp, FR_AZ_RX_CFG_REG, &oword); in siena_rx_init()
628 EFX_BAR_WRITEO(enp, FR_AZ_RX_CFG_REG, &oword); in siena_rx_scatter_enable()
633 EFX_BAR_WRITEO(enp, FR_AZ_RX_FILTER_CTL_REG, &oword); in siena_rx_scatter_enable()
657 EFX_BAR_WRITEO((_enp), FR_AZ_RX_CFG_REG, &oword); \
664 EFX_BAR_WRITEO((_enp), FR_CZ_RX_RSS_IPV6_REG3, \
683 EFX_BAR_WRITEO((_enp), FR_AZ_RX_CFG_REG, &oword); \
699 EFX_BAR_WRITEO((_enp), FR_CZ_RX_RSS_IPV6_REG3, &oword); \
776 EFX_BAR_WRITEO(enp, FR_BZ_RX_RSS_TKEY_REG, &oword); in siena_rx_scale_key_set()
804 EFX_BAR_WRITEO(enp, FR_CZ_RX_RSS_IPV6_REG3, &oword); in siena_rx_scale_key_set()
814 EFX_BAR_WRITEO(enp, FR_CZ_RX_RSS_IPV6_REG2, &oword); in siena_rx_scale_key_set()
[all …]
H A Defx_sram.c95 EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_UPD_REG, &oword); in efx_sram_buf_tbl_set()
153 EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_UPD_REG, &oword); in efx_sram_buf_tbl_set()
197 EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_UPD_REG, &oword); in efx_sram_buf_tbl_clear()
H A Dsiena_nic.c208 EFX_BAR_WRITEO(enp, FR_AZ_ADR_REGION_REG, &oword); in siena_nic_probe()
356 EFX_BAR_WRITEO(enp, FR_AZ_RX_CFG_REG, &oword); in siena_nic_rx_cfg()
361 EFX_BAR_WRITEO(enp, FR_AZ_RX_FILTER_CTL_REG, &oword); in siena_nic_rx_cfg()
371 EFX_BAR_WRITEO(enp, FR_CZ_USR_EV_CFG, &oword); in siena_nic_usrev_dis()
H A Defx_tx.c689 EFX_BAR_WRITEO(enp, FR_AZ_TX_RESERVED_REG, &oword); in siena_tx_init()
697 EFX_BAR_WRITEO(enp, FR_AZ_TX_CFG_REG, &oword); in siena_tx_init()
853 EFX_BAR_WRITEO(enp, FR_AZ_TX_FLUSH_DESCQ_REG, &oword); in siena_tx_qflush()
H A Defx_ev.c444 EFX_BAR_WRITEO(enp, FR_AZ_DP_CTRL_REG, &oword); in siena_ev_init()
1187 EFX_BAR_WRITEO(enp, FR_AZ_DRV_EV_REG, &oword); in siena_ev_qpost()
H A Defx_filter.c756 EFX_BAR_WRITEO(enp, FR_AZ_RX_FILTER_CTL_REG, &oword); in siena_filter_push_rx_limits()
798 EFX_BAR_WRITEO(enp, FR_AZ_TX_CFG_REG, &oword); in siena_filter_push_tx_limits()
H A Defx_impl.h871 #define EFX_BAR_WRITEO(_enp, _reg, _eop) \ macro