Home
last modified time | relevance | path

Searched refs:Capability (Results 1 – 13 of 13) sorted by relevance

/illumos-gate/usr/src/test/util-tests/tests/pcieadm/
H A Digb-ltr.out1 Latency Tolerance Reporting Capability (0x18)
2 Capability Header: 0x1d010018
3 |--> Capability ID: 0x18
4 |--> Capability Version: 0x1
5 |--> Next Capability Offset: 0x1d0
H A Dbridge-ht.out1 HyperTransport Capability - MSI Mapping (0x8)
H A Dbridge-efilt.out2 PCI Express Capability (0x10)
/illumos-gate/usr/src/cmd/acpi/common/
H A Ddmtbinfo3.c600 … {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (Capability), "Capability (decoded below)", 0},
604 {ACPI_DMT_FLAG0, ACPI_WDDT_FLAG_OFFSET (Capability,0), "Auto Reset", 0},
605 {ACPI_DMT_FLAG1, ACPI_WDDT_FLAG_OFFSET (Capability,0), "Timeout Alert", 0},
/illumos-gate/usr/src/uts/intel/sys/acpi/
H A Dactbl3.h790 UINT16 Capability; member
/illumos-gate/usr/src/contrib/ast/src/cmd/ksh93/
H A DPROMO.mm28 Enhanced Command Re-entry Capability: The KSH-93 history
/illumos-gate/usr/src/uts/common/io/cxgbe/firmware/
H A Dt4fw_cfg.txt67 # 9. Some customers will want to use T4's PCI-E SR-IOV Capability to allow
H A Dt5fw_cfg.txt52 # 9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
H A Dt6fw_cfg.txt52 # 9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
/illumos-gate/usr/src/lib/libxcurses2/src/libc/xcurses/
H A Dcaps27 # Terminfo Capability Database
/illumos-gate/usr/src/lib/libxcurses/src/libc/xcurses/
H A Dcaps29 # Terminfo Capability Database
/illumos-gate/usr/src/uts/common/io/qede/579xx/hsi/mcp/
H A Dnvm_meta.txt232 146,name "Multi Network Modes Capability" 146,group_name "link settings" 146,entity_name "glob" 146…
/illumos-gate/usr/src/uts/common/io/qede/579xx/drivers/ecore/
H A Drelease.txt4333 7. Problem: Capability of max_cqe was too high in 32 bit systems.