Home
last modified time | relevance | path

Searched refs:CPU (Results 1 – 25 of 340) sorted by relevance

12345678910>>...14

/illumos-gate/usr/src/uts/i86pc/os/
H A Dmlsetup.c230 THREAD_ONPROC(&t0, CPU); in mlsetup()
252 CPU->cpu_thread = &t0; in mlsetup()
254 CPU->cpu_disp = &cpu0_disp; in mlsetup()
255 CPU->cpu_disp->disp_cpu = CPU; in mlsetup()
256 CPU->cpu_dispthread = &t0; in mlsetup()
257 CPU->cpu_idle_thread = &t0; in mlsetup()
258 CPU->cpu_flags = CPU_READY | CPU_RUNNING | CPU_EXISTS | CPU_ENABLE; in mlsetup()
259 CPU->cpu_dispatch_pri = t0.t_pri; in mlsetup()
261 CPU->cpu_id = 0; in mlsetup()
263 CPU->cpu_pri = 12; /* initial PIL for the boot CPU */ in mlsetup()
[all …]
H A Dx_call.c188 struct machcpu *mcpup = &CPU->cpu_m; in xc_get()
313 struct machcpu *mcpup = &(CPU->cpu_m); in xc_serv()
335 if (BT_TEST(xc_priority_set, CPU->cpu_id)) { in xc_serv()
340 BT_ATOMIC_CLEAR(xc_priority_set, CPU->cpu_id); in xc_serv()
445 CPU->cpu_m.xc_curmsg = NULL; in xc_serv()
470 if (BT_TEST(set, CPU->cpu_id) && (CPU->cpu_flags & CPU_READY) && in xc_common()
481 data = &CPU->cpu_m.xc_data; in xc_common()
490 CPU->cpu_m.xc_wait_cnt = 0; in xc_common()
501 msg = xc_extract(&CPU->cpu_m.xc_free); in xc_common()
505 if (msg->xc_master != CPU->cpu_id) in xc_common()
[all …]
H A Dmp_startup.c162 (void) cpuid_getidstr(CPU, cp->cpu_idstr, CPU_IDSTRLEN); in init_cpu_info()
163 (void) cpuid_getbrandstr(CPU, cp->cpu_brandstr, CPU_IDSTRLEN); in init_cpu_info()
416 bcopy(CPU->cpu_gdt, cp->cpu_gdt, (sizeof (*cp->cpu_gdt) * NGDT)); in mp_cpu_configure_common()
430 ASSERT((sizeof (*CPU->cpu_idt) * NIDT) <= PAGESIZE); in mp_cpu_configure_common()
433 bcopy(CPU->cpu_idt, cp->cpu_idt, PAGESIZE); in mp_cpu_configure_common()
567 if (cp->cpu_idt != CPU->cpu_idt) in mp_cpu_unconfigure_common()
735 family = cpuid_getfamily(CPU); in opteron_get_nnodes()
809 ASSERT(cpu == CPU); in workaround_errata()
1528 init_cpu_info(CPU); in start_other_cpus()
1531 init_cpu_id_gdt(CPU); in start_other_cpus()
[all …]
H A Dmp_machdep.c432 (*CPU->cpu_m.mcpu_idle_cpu)(); in cpu_idle_adaptive()
461 cpu_t *cpup = CPU; in cpu_idle()
598 if (cpu != CPU) in cpu_wakeup()
628 if (cpu_found != CPU->cpu_seqid) { in cpu_wakeup()
670 volatile uint32_t *mcpu_mwait = CPU->cpu_m.mcpu_mwait; in cpu_idle_mwait()
671 cpu_t *cpup = CPU; in cpu_idle_mwait()
851 CPU->cpu_intr_actv |= (1 << (XC_SYS_PIL - 1)); in mp_disable_intr()
867 CPU->cpu_intr_actv &= ~(1 << (XC_SYS_PIL - 1)); in mp_enable_intr()
1042 CPU->cpu_m.mcpu_idle_cpu = cpu_idle; in mach_init()
1046 CPU->cpu_m.mcpu_mwait = cpuid_mwait_alloc(CPU); in mach_init()
[all …]
H A Dcpr_impl.c225 ASSERT(CPU->cpu_id != i_cpr_bootcpuid()); in i_cpr_save_context()
227 cpu_enable_intr(CPU); in i_cpr_save_context()
235 CPUSET_ATOMIC_ADD(cpu_ready_set, CPU->cpu_id); in i_cpr_save_context()
239 CPU->cpu_id)) in i_cpr_save_context()
250 (void) cpu_disable_intr(CPU); in i_cpr_save_context()
526 ASSERT(CPU->cpu_id == 0); in i_cpr_power_down()
695 ASSERT(CPU->cpu_id == i_cpr_bootcpuid()); in i_cpr_power_down()
697 cpu_enable_intr(CPU); in i_cpr_power_down()
776 PMD(PMD_SX, ("cpu = %d, %s(%p) \n", CPU->cpu_id, str, (void *)req)) in i_cpr_platform_alloc()
797 PMD(PMD_SX, ("cpu = %d, %s(%p) \n", CPU->cpu_id, str, (void *)req)) in i_cpr_platform_free()
[all …]
/illumos-gate/usr/src/uts/sun4/os/
H A Dmlsetup.c167 THREAD_ONPROC(&t0, CPU); in mlsetup()
196 CPU->cpu_thread = &t0; in mlsetup()
197 CPU->cpu_dispthread = &t0; in mlsetup()
199 CPU->cpu_disp = &cpu0_disp; in mlsetup()
200 CPU->cpu_disp->disp_cpu = CPU; in mlsetup()
201 CPU->cpu_idle_thread = &t0; in mlsetup()
202 CPU->cpu_flags = CPU_RUNNING; in mlsetup()
203 CPU->cpu_id = getprocessorid(); in mlsetup()
204 CPU->cpu_dispatch_pri = t0.t_pri; in mlsetup()
210 init_cpu_mstate(CPU, CMS_SYSTEM); in mlsetup()
[all …]
H A Dmp_states.c67 CPU->cpu_m.in_prom = 1; in cpu_idle_self()
73 kern_idle[CPU->cpu_id] = 1; in cpu_idle_self()
74 while (kern_idle[CPU->cpu_id]) in cpu_idle_self()
77 CPU->cpu_m.in_prom = 0; in cpu_idle_self()
95 cpuid = CPU->cpu_id; in idle_other_cpus()
137 int cpuid = CPU->cpu_id; in resume_other_cpus()
221 ASSERT(CPU->cpu_id != cpuid); in mp_cpu_quiesce()
H A Dintr.c166 CPU->cpu_m.poke_cpu_outstanding = B_FALSE; in poke_cpu_intr()
224 if (siron_cpu_inum && siron_cpu_inum[CPU->cpu_id] != 0) in siron()
225 inum = siron_cpu_inum[CPU->cpu_id]; in siron()
287 int cpuid = CPU->cpu_id; in siron_poke_cpu()
358 mcpu = &CPU->cpu_m; in intr_dequeue_req()
359 cpu_id = CPU->cpu_id; in intr_dequeue_req()
691 cpuid = CPU->cpu_id; in intr_dist_cpuid()
706 curr_cpu = CPU; in intr_dist_cpuid()
859 if (cpuid == CPU->cpu_id) in invoke_softint()
/illumos-gate/usr/src/cmd/fm/dicts/
H A DAMD.po99 msgstr "The number of errors associated with this CPU has exceeded acceptable levels. Refer to %s …
101 msgstr "An attempt will be made to remove this CPU from service."
105 msgstr "Schedule a repair procedure to replace the affected CPU. Use 'fmadm faulty' to identify th…
115 msgstr "The number of errors associated with this CPU has exceeded acceptable levels. Refer to %s …
117 msgstr "An attempt will be made to remove this CPU from service."
121 msgstr "Schedule a repair procedure to replace the affected CPU. Use 'fmadm faulty' to identify th…
131 msgstr "The number of errors associated with this CPU has exceeded acceptable levels. Refer to %s …
133 msgstr "An attempt will be made to remove this CPU from service."
137 msgstr "Schedule a repair procedure to replace the affected CPU. Use 'fmadm faulty' to identify th…
147 msgstr "The number of errors associated with this CPU has exceeded acceptable levels. Refer to %s …
[all …]
/illumos-gate/usr/src/uts/common/os/
H A Dcpu_event.c510 ASSERT(!CPU_ON_INTR(CPU)); in cpu_idle_register_callback()
511 ASSERT(CPU->cpu_seqid < max_ncpus); in cpu_idle_register_callback()
512 sp = &cpu_idle_cb_state[CPU->cpu_seqid]; in cpu_idle_register_callback()
568 ASSERT(!CPU_ON_INTR(CPU)); in cpu_idle_unregister_callback()
569 ASSERT(CPU->cpu_seqid < max_ncpus); in cpu_idle_unregister_callback()
570 sp = &cpu_idle_cb_state[CPU->cpu_seqid]; in cpu_idle_unregister_callback()
642 ctx = CPU_IDLE_GET_CTX(CPU); in cpu_idle_enter()
643 ASSERT(CPU->cpu_seqid < max_ncpus); in cpu_idle_enter()
644 sp = &cpu_idle_cb_state[CPU->cpu_seqid]; in cpu_idle_enter()
649 if (CPU_IN_SET(cpu_idle_intercept_set, CPU->cpu_id)) { in cpu_idle_enter()
[all …]
H A Dclock_tick.c316 if (CPU == cp) { in clock_tick_process()
348 ((cp != CPU) || (t != cp->cpu_thread->t_intr))) { in clock_tick_process()
434 if (clock_cpu_id != CPU->cpu_id) in clock_tick_schedule()
435 clock_cpu_id = CPU->cpu_id; in clock_tick_schedule()
481 clock_tick_process(CPU, LBOLT_NO_ACCOUNT, clock_tick_pending); in clock_tick_schedule()
498 if (cp == CPU) in clock_tick_schedule()
545 clock_tick_process(CPU, mylbolt, pending); in clock_tick_execute_common()
553 if ((cp == NULL) || (cp == CPU) || (cp->cpu_id == clock_cpu_id)) in clock_tick_execute_common()
560 if ((cp == NULL) || (cp == CPU) || (cp->cpu_id == clock_cpu_id)) in clock_tick_execute_common()
580 if (!CLOCK_TICK_XCALL_SAFE(CPU)) in clock_tick_execute()
[all …]
H A Dpg.c242 pg_cmt_cpu_startup(CPU); in pg_init()
256 pghw_physid_create(CPU); in pg_cpu0_init()
263 (void) pg_cpu_init(CPU, B_FALSE); in pg_cpu0_init()
264 pg_cpupart_in(CPU, &cp_default); in pg_cpu0_init()
265 pg_cpu_active(CPU); in pg_cpu0_init()
281 pg_cpu_inactive(CPU); in pg_cpu0_reinit()
282 pg_cpupart_out(CPU, &cp_default); in pg_cpu0_reinit()
283 pg_cpu_fini(CPU, NULL); in pg_cpu0_reinit()
285 (void) pg_cpu_init(CPU, B_FALSE); in pg_cpu0_reinit()
286 pg_cpupart_in(CPU, &cp_default); in pg_cpu0_reinit()
[all …]
/illumos-gate/usr/src/uts/common/disp/
H A Ddisp_lock.c77 if (CPU_ON_INTR(CPU) != 0) in disp_lock_exit_high()
92 if (CPU_ON_INTR(CPU) != 0) in disp_lock_exit()
95 if (CPU->cpu_kprunrun) { in disp_lock_exit()
106 if (CPU_ON_INTR(CPU) != 0) in disp_lock_exit_nopreempt()
120 if (CPU_ON_INTR(CPU) != 0) in thread_lock()
163 if (CPU_ON_INTR(CPU) != 0) in thread_lock_high()
H A Ddisp.c226 CPU->cpu_disp->disp_maxrunpri = -1; in dispinit()
227 CPU->cpu_disp->disp_max_unbound_pri = -1; in dispinit()
530 cpu_t *cp = CPU; in disp_anywork()
579 cpu_t *cp = CPU; in idle_enter()
592 cpu_t *cp = CPU; in idle_exit()
604 struct cpu *cp = CPU; /* pointer to this CPU */ in idle()
692 if (t->t_state != TS_ONPROC || t->t_disp_queue != CPU->cpu_disp) { in preempt()
698 CPU->cpu_kprunrun = 0; in preempt()
704 CPU_STATS_ADDQ(CPU, sys, inv_swtch, 1); in preempt()
735 cpup = CPU; in disp()
[all …]
/illumos-gate/usr/src/uts/i86pc/vm/
H A Di86_mmu.c197 pfn_t gdtpfn = mmu_btop(CPU->cpu_m.mcpu_gdtpa); in xen_kpm_finish_init()
376 x86pte_cpu_init(CPU); in hat_kern_alloc()
418 CPUSET_ATOMIC_ADD(kas.a_hat->hat_cpus, CPU->cpu_id); in hat_kern_setup()
419 CPU->cpu_current_hat = kas.a_hat; in hat_kern_setup()
465 ASSERT(ON_USER_HAT(CPU)); in invpcid()
466 ASSERT(CPU->cpu_m.mcpu_kpti.kf_user_cr3 != 0); in invpcid()
468 MMU_PAGESIZE, CPU->cpu_m.mcpu_kpti.kf_user_cr3); in invpcid()
524 if (ON_USER_HAT(CPU)) in mmu_flush_tlb_page()
547 if (addr < kernelbase && ON_USER_HAT(CPU)) { in mmu_flush_tlb_range()
549 ASSERT(CPU->cpu_m.mcpu_kpti.kf_user_cr3 != 0); in mmu_flush_tlb_range()
[all …]
/illumos-gate/usr/src/uts/sun4/ml/
H A Dproc_init.S63 ! Initialize CPU state registers
113 ! we don't have the cache on yet for this CPU.
116 sll %l1, CPTRSHIFT, %l2 ! offset into CPU vector.
117 ldn [%l3 + %l2], %l3 ! pointer to CPU struct
132 ! Resume the thread allocated for the CPU.
/illumos-gate/usr/src/cmd/picl/plugins/sun4u/schumacher/frutree/
H A Dsystem-board.info33 NODE CPU location
34 PROP Label string r 0 "CPU 0"
39 NODE CPU location
40 PROP Label string r 0 "CPU 1"
72 * create the fru modules for CPU
74 name:/frutree/chassis/MB/SUNW,Netra-CP3010/CPU?GeoAddr=1
77 name:/frutree/chassis/MB/SUNW,Netra-CP3010/CPU?GeoAddr=2
81 * _fru_parent CPU devices
84 REFPROP _fru_parent /frutree/chassis/MB/SUNW,Netra-CP3010/CPU?GeoAddr=1/cpu-module
87 REFPROP _fru_parent /frutree/chassis/MB/SUNW,Netra-CP3010/CPU?GeoAddr=2/cpu-module
/illumos-gate/usr/src/uts/sun4u/os/
H A Dmach_startup.c111 intr_init(CPU); /* init interrupt request free list */ in setup_trap_table()
229 cpu_t *cpup = CPU; in cpu_halt()
242 if (CPU->cpu_flags & CPU_OFFLINE) in cpu_halt()
317 (!hset_update && (CPU->cpu_flags & CPU_OFFLINE)))) { in cpu_halt()
369 if (cpu != CPU) in cpu_wakeup()
402 if (cpu_found != CPU->cpu_seqid) in cpu_wakeup()
/illumos-gate/usr/src/uts/common/sys/
H A Dftrace.h101 if (CPU->cpu_ftrace.ftd_state & FTRACE_ENABLED) \
106 if (CPU->cpu_ftrace.ftd_state & FTRACE_ENABLED) \
111 if (CPU->cpu_ftrace.ftd_state & FTRACE_ENABLED) \
116 if (CPU->cpu_ftrace.ftd_state & FTRACE_ENABLED) \
/illumos-gate/usr/src/uts/intel/dtrace/
H A Ddtrace_isa.c52 uintptr_t caller = CPU->cpu_dtrace_caller; in dtrace_getpcstack()
54 if ((on_intr = CPU_ON_INTR(CPU)) != 0) in dtrace_getpcstack()
55 stacktop = (struct frame *)(CPU->cpu_intr_stack + SA(MINFRAME)); in dtrace_getpcstack()
123 (volatile uint16_t *)&cpu_core[CPU->cpu_id].cpuc_dtrace_flags; in dtrace_getustack_common()
145 cpu_core[CPU->cpu_id].cpuc_dtrace_illval = sp; in dtrace_getustack_common()
195 cpu_core[CPU->cpu_id].cpuc_dtrace_illval = sp; in dtrace_getustack_common()
309 (volatile uint16_t *)&cpu_core[CPU->cpu_id].cpuc_dtrace_flags; in dtrace_getufpstack()
498 if ((on_intr = CPU_ON_INTR(CPU)) != 0) in dtrace_getstackdepth()
499 stacktop = (struct frame *)(CPU->cpu_intr_stack + SA(MINFRAME)); in dtrace_getstackdepth()
705 cpu_core[CPU->cpu_id].cpuc_dtrace_illval = uaddr; in dtrace_copycheck()
[all …]
/illumos-gate/usr/src/uts/sun4v/os/
H A Dmach_startup.c87 mmu_fault_status_area + (MMFSA_SIZE * CPU->cpu_id); in setup_trap_table()
89 intr_init(CPU); /* init interrupt request free list */ in setup_trap_table()
108 cpu_t *cpup = CPU; in cpu_halt()
121 if (CPU->cpu_flags & CPU_OFFLINE) in cpu_halt()
196 (!hset_update && (CPU->cpu_flags & CPU_OFFLINE)))) { in cpu_halt()
246 if (cpu != CPU) in cpu_wakeup()
276 if (cpu_found != CPU->cpu_seqid) in cpu_wakeup()
/illumos-gate/usr/src/uts/intel/os/
H A Dhma.c158 switch (cpuid_getvendor(CPU)) { in hma_init()
179 switch (cpuid_getvendor(CPU)) { in hma_register_backend()
343 const processorid_t id = CPU->cpu_seqid; in hma_vmx_cpu_vmxon()
615 hma_svm_asid_t *hcp = &(hma_svm_cpu(CPU->cpu_seqid)->hsc_asid); in hma_svm_asid_update()
659 hma_svm_cpu_t *svm_cpu = hma_svm_cpu(CPU->cpu_seqid); in hma_svm_gif_disable()
670 hma_svm_cpu_t *svm_cpu = hma_svm_cpu(CPU->cpu_seqid); in hma_svm_gif_enable()
687 hma_svm_cpu_t *svm_cpu = hma_svm_cpu(CPU->cpu_seqid); in hma_svm_gif_is_disabled()
717 hma_svm_cpu_t *svm_cpu = hma_svm_cpu(CPU->cpu_seqid); in hma_svm_cpc_enter()
770 processorid_t, CPU->cpu_seqid, in hma_svm_cpc_enter()
776 processorid_t, CPU->cpu_seqid, uint_t, host_active); in hma_svm_cpc_enter()
[all …]
H A Dcpc_subr.c192 return (kcpc_pcbe_tryload(cpuid_getvendorstr(CPU), cpuid_getfamily(CPU), in kcpc_hw_load_pcbe()
193 cpuid_getmodel(CPU), cpuid_getstep(CPU))); in kcpc_hw_load_pcbe()
/illumos-gate/usr/src/uts/common/inet/
H A Dtcp_stats.h241 BUMP_MIB(&(tcps)->tcps_sc[CPU->cpu_seqid]->tcp_sc_mib, x)
244 UPDATE_MIB(&(tcps)->tcps_sc[CPU->cpu_seqid]->tcp_sc_mib, x, y)
249 &((tcps)->tcps_sc[CPU->cpu_seqid]->tcp_sc_stats.x))
260 ((tcps)->tcps_sc[CPU->cpu_seqid]->tcp_sc_stats.x++)
262 ((tcps)->tcps_sc[CPU->cpu_seqid]->tcp_sc_stats.x += (n))
264 ((tcps)->tcps_sc[CPU->cpu_seqid]->tcp_sc_stats.x = (n))
/illumos-gate/usr/src/uts/sun4u/cpu/
H A Dus3_common.c919 CHEETAH_LIVELOCK_ENTRY_SET(histp, buddy, CPU->cpu_id); in mondo_recover()
1047 if ((CPU->cpu_next_onln != CPU) && (sendmondo_in_recover == 0)) { in cheetah_nudge_buddy()
1048 xt_one(CPU->cpu_next_onln->cpu_id, (xcfunc_t *)xt_sync_tl1, in cheetah_nudge_buddy()
1081 CPU_STATS_ADDQ(CPU, sys, xcalls, 1); in send_one_mondo()
1259 myid = CPU->cpu_id; in cpu_check_other_cpus_logout()
1319 if (CPU_PRIVATE(CPU) == NULL) { in cpu_fast_ecc_error()
1324 clop = CPU_PRIVATE_PTR(CPU, chpr_fecctl0_logout); in cpu_fast_ecc_error()
1389 aflt->flt_inst = CPU->cpu_id; in cpu_log_fast_ecc_error()
1424 if (IS_PANTHER(cpunodes[CPU->cpu_id].implementation)) { in cpu_log_fast_ecc_error()
1512 if (ch_err_tl1_paddrs[CPU->cpu_id] == 0) { in cpu_tl1_error()
[all …]

12345678910>>...14