Home
last modified time | relevance | path

Searched refs:CHIP_REV_IS_FPGA (Results 1 – 13 of 13) sorted by relevance

/illumos-gate/usr/src/uts/common/io/qede/579xx/drivers/ecore/
H A Decore.h739 #define CHIP_REV_IS_FPGA(_p_dev) (CHIP_REV_IS_FPGA_A0(_p_dev) || \ macro
742 (CHIP_REV_IS_EMUL(_p_dev) || CHIP_REV_IS_FPGA(_p_dev))
H A Decore_dev.c1216 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_calc_hw_mode()
1618 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) in ecore_link_init_bb()
1855 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_hw_init_port()
3591 if (CHIP_REV_IS_FPGA(p_dev)) { in ecore_get_num_funcs()
3611 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) in ecore_hw_info_port_num_bb()
4057 if (CHIP_REV_IS_FPGA(p_dev)) { in ecore_hw_prepare_single()
H A Decore_hw.c768 (CHIP_REV_IS_FPGA(p_hwfn->p_dev) ? in ecore_dmae_operation_wait()
H A Decore_int.c1780 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_int_igu_enable_int()
1812 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_int_igu_enable_attn()
H A Decore_l2.c782 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) in ecore_sp_vport_update()
H A Decore_mcp.c376 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) in ecore_do_mcp_cmd()
H A Decore_dbg_fw_funcs.c1875 else if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_dbg_dev_init()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/ecore/
H A Decore_init_ops.h512 if (CHIP_REV_IS_FPGA(pdev)) { in ecore_init_pxp_arb()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_hw_init_reset.c270 else if (CHIP_REV_IS_FPGA(pdev)) in lm_cleanup_after_flr()
2225 else if (CHIP_REV_IS_FPGA(pdev)) in lm_init_get_modes_bitmap()
2715 if (CHIP_REV_IS_FPGA(pdev) && CHIP_IS_E1H(pdev)) in init_pxp2_common()
3063 if (CHIP_REV_IS_EMUL(pdev) || (CHIP_REV_IS_FPGA(pdev) && CHIP_IS_E1(pdev))) in init_brb_port()
H A Dlm_devinfo.c3144 if(CHIP_REV_IS_FPGA(pdev)) in lm_init_params()
3414 if(CHIP_REV_IS_FPGA(pdev)) in lm_init_params()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/include/
H A Dlm5710.h1697 …#define CHIP_REV_IS_FPGA(_p) (CHIP_REV_IS_SLOW(_p) && (CHIP_REV(_p) & CHIP_REV_SIM_IS_FPGA)) macro
4291 if (CHIP_REV_IS_EMUL(pdev) || CHIP_REV_IS_FPGA(pdev)) { in DOORBELL()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c95 #define CHIP_REV_IS_FPGA(_chip_id) \ macro
2033 if (CHIP_REV_IS_FPGA(params->chip_id)) { in elink_emac_enable()
7147 if (CHIP_REV_IS_FPGA(params->chip_id)) in elink_test_link()
14153 if (CHIP_REV_IS_FPGA(params->chip_id)) { in elink_phy_init()
14254 !CHIP_REV_IS_FPGA(params->chip_id)) { in elink_link_reset()
14957 if (CHIP_REV_IS_EMUL(chip_id) || CHIP_REV_IS_FPGA(chip_id)) in elink_common_init_phy()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/vf/channel_vf/
H A Dlm_vf.c3242 else if (CHIP_REV_IS_FPGA(pdev)) in lm_pf_cleanup_vf_after_flr()