Home
last modified time | relevance | path

Searched refs:x90 (Results 1 – 25 of 397) sorted by relevance

12345678910>>...16

/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mp-iota2-lumpy.dts277 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
278 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
279 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
280 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
281 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
282 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
310 MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90
311 MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90
312 MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90
313 MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90
[all …]
H A Dimx8mp-icore-mx8mp-edimm2.2.dts115 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
116 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
117 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
118 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
119 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
120 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
H A Dimx8mn-tqma8mqnl-mba8mx.dts124 <MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x90>,
125 <MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x90>,
126 <MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x90>,
127 <MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x90>,
129 <MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x90>,
130 <MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x90>,
H A Dimx8mp-phycore-som.dtsi227 MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90
228 MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90
229 MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90
230 MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90
231 MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC 0x90
238 MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL 0x90
H A Dimx8mm-phg.dts278 MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x90
279 MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x90
280 MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x90
281 MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x90
283 MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x90
284 MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x90
H A Dimx8mm-tqma8mqml-mba8mx.dts181 <MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x90>,
182 <MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x90>,
183 <MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x90>,
184 <MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x90>,
186 <MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x90>,
187 <MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x90>,
H A Dimx8mp-phycore-fpsc.dtsi336 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90 /* RGMII2_RX_D3 */
337 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90 /* RGMII2_RX_D2 */
338 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90 /* RGMII2_RX_D1 */
339 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90 /* RGMII2_RX_D0 */
340 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90 /* RGMII2_RX_CTL */
341 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90 /* RGMII2_RXC */
349 MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90
350 MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90
351 MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90
352 MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90
[all …]
H A Dimx8mp-tqma8mpql-mba8mp-ras314.dts624 <MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90>,
625 <MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90>,
626 <MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90>,
627 <MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90>,
628 <MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90>,
629 <MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90>,
646 <MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90>,
647 <MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90>,
648 <MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90>,
649 <MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90>,
[all …]
H A Dimx8mp-venice-gw74xx.dts405 reg = <0x90>;
838 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
839 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
840 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
841 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
842 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
843 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
857 MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90
858 MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90
859 MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90
[all …]
H A Dimx8mp-venice-gw702x.dtsi215 reg = <0x90>;
456 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
457 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
458 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
459 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
460 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
461 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
H A Dimx8mp-tqma8mpql-mba8mpxl.dts776 <MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90>,
777 <MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90>,
778 <MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90>,
779 <MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90>,
780 <MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90>,
781 <MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90>,
803 <MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90>,
804 <MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90>,
805 <MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90>,
806 <MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90>,
[all …]
H A Dimx8mm-phycore-som.dtsi335 MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x90
336 MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x90
337 MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x90
338 MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x90
339 MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x90
340 MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x90
H A Dimx8mp-var-som.dtsi311 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
312 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
313 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
314 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
315 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
316 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
H A Dimx8mm-kontron-osm-s.dtsi791 MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x90 /* SDIO_A_CLK */
836 MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x90 /* SDIO_B_CLK */
837 MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x90 /* SDIO_B_CMD */
838 MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x90 /* SDIO_B_D0 */
839 MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x90 /* SDIO_B_D1 */
840 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x90 /* SDIO_B_D2 */
841 MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x90 /* SDIO_B_D3 */
842 MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x90 /* SDIO_B_D4 */
843 MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x90 /* SDIO_B_D5 */
844 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x90 /* SDIO_B_D6 */
[all …]
H A Dimx8mp-beacon-som.dtsi336 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
337 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
338 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
339 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
340 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
341 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
H A Dfsl-lx2160a-rev2.dtsi46 0x90 0x00000000 0x0 0x00002000>; /* configuration space */
49 ranges = <0x81000000 0x0 0x00000000 0x90 0x00010000 0x0 0x00010000
50 0x82000000 0x0 0x40000000 0x90 0x40000000 0x0 0x40000000>;
132 0x90 0x00000000 0x8 0x00000000>;
H A Dimx8mp-evk.dts856 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
857 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
858 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
859 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
860 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
861 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
876 MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90
877 MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90
878 MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90
879 MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90
[all …]
H A Dimx8mp-phyboard-pollux-rdk.dts412 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
413 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
414 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
415 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
416 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
417 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
H A Dimx8mp-toradex-smarc.dtsi849 fsl,pins = <MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90>, /* ETH0_RGMII_RXD0 */
850 <MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90>, /* ETH0_RGMII_RXD1 */
851 <MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90>, /* ETH0_RGMII_RXD2 */
852 <MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90>, /* ETH0_RGMII_RXD3 */
853 <MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90>, /* ETH0_RGMII_RXC */
854 <MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90>, /* ETH0_RGMII_RX_CTL */
877 fsl,pins = <MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90>, /* ETH1_RGMII_RXD0 */
878 <MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90>, /* ETH1_RGMII_RXD1 */
879 <MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90>, /* ETH1_RGMII_RXD2 */
880 <MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90>, /* ETH1_RGMII_RXD3 */
[all …]
/freebsd/tools/tools/locale/etc/final-maps/
H A Dmap.UTF-8271 <CONTROL-0090> \xC2\x90
272 <DEVICE_CONTROL_STRING> \xC2\x90
350 <LATIN_CAPITAL_LETTER_ETH> \xC3\x90
414 <LATIN_CAPITAL_LETTER_D_WITH_STROKE> \xC4\x90
478 <LATIN_CAPITAL_LETTER_O_WITH_DOUBLE_ACUTE> \xC5\x90
542 <LATIN_CAPITAL_LETTER_OPEN_E> \xC6\x90
606 <LATIN_SMALL_LETTER_I_WITH_CARON> \xC7\x90
670 <LATIN_CAPITAL_LETTER_R_WITH_DOUBLE_GRAVE> \xC8\x90
734 <LATIN_SMALL_LETTER_TURNED_A> \xC9\x90
798 <LATIN_SMALL_LETTER_Z_WITH_RETROFLEX_HOOK> \xCA\x90
[all …]
H A Dmap.SJIS308 <FULLWIDTH_DOLLAR_SIGN> \x81\x90
496 <FULLWIDTH_LATIN_SMALL_LETTER_P> \x82\x90
676 <KATAKANA_LETTER_WI> \x83\x90
855 <CYRILLIC_SMALL_LETTER_YU> \x84\x90
1033 <LATIN_SMALL_LETTER_U_WITH_CIRCUMFLEX> \x85\x90
1210 <COMBINING_INVERTED_BREVE_BELOW> \x86\x90
1560 <CJK_UNIFIED_IDEOGRAPH-59DD> \x88\x90
1748 <CJK_UNIFIED_IDEOGRAPH-8276> \x89\x90
1936 <CJK_UNIFIED_IDEOGRAPH-53F6> \x8a\x90
2124 <CJK_UNIFIED_IDEOGRAPH-5DE8> \x8b\x90
[all …]
H A Dmap.eucKR296 <HANGUL_SYLLABLE_GYAES> \x81\x90
474 <HANGUL_SYLLABLE_GYOP> \x82\x90
652 <HANGUL_SYLLABLE_GGALS> \x83\x90
830 <HANGUL_SYLLABLE_GGOLS> \x84\x90
1008 <HANGUL_SYLLABLE_GGWILB> \x85\x90
1186 <HANGUL_SYLLABLE_NYAESS> \x86\x90
1364 <HANGUL_SYLLABLE_NYOGG> \x87\x90
1542 <HANGUL_SYLLABLE_NYIH> \x88\x90
1720 <HANGUL_SYLLABLE_DYENG> \x89\x90
1898 <HANGUL_SYLLABLE_DWELB> \x8a\x90
[all …]
H A Dmap.CP949296 <HANGUL_SYLLABLE_GYAES> \x81\x90
474 <HANGUL_SYLLABLE_GYOP> \x82\x90
652 <HANGUL_SYLLABLE_GGALS> \x83\x90
830 <HANGUL_SYLLABLE_GGOLS> \x84\x90
1008 <HANGUL_SYLLABLE_GGWILB> \x85\x90
1186 <HANGUL_SYLLABLE_NYAESS> \x86\x90
1364 <HANGUL_SYLLABLE_NYOGG> \x87\x90
1542 <HANGUL_SYLLABLE_NYIH> \x88\x90
1720 <HANGUL_SYLLABLE_DYENG> \x89\x90
1898 <HANGUL_SYLLABLE_DWELB> \x8a\x90
[all …]
H A Dmap.GBK308 <CJK_UNIFIED_IDEOGRAPH-4EB9> \x81\x90
498 <CJK_UNIFIED_IDEOGRAPH-502B> \x82\x90
688 <CJK_UNIFIED_IDEOGRAPH-511B> \x83\x90
878 <CJK_UNIFIED_IDEOGRAPH-5271> \x84\x90
1068 <CJK_UNIFIED_IDEOGRAPH-53AB> \x85\x90
1258 <CJK_UNIFIED_IDEOGRAPH-5547> \x86\x90
1448 <CJK_UNIFIED_IDEOGRAPH-567D> \x87\x90
1638 <CJK_UNIFIED_IDEOGRAPH-579A> \x88\x90
1828 <CJK_UNIFIED_IDEOGRAPH-58A3> \x89\x90
2018 <CJK_UNIFIED_IDEOGRAPH-59C1> \x8a\x90
[all …]
/freebsd/crypto/openssl/test/
H A Dslh_dsa.inc61 0xcb, 0x23, 0xeb, 0x45, 0x52, 0x9e, 0x00, 0xd5, 0xf5, 0xe9, 0x51, 0x50, 0x7a, 0x9b, 0x90, 0xe9,
62 0x8b, 0x6e, 0x7a, 0x28, 0x4b, 0xa3, 0xf6, 0x3a, 0x69, 0xe6, 0x9a, 0x78, 0x90, 0x83, 0xbe, 0xf6,
68 0xc7, 0xdf, 0xf0, 0xed, 0x25, 0x38, 0x49, 0xef, 0x51, 0x1e, 0x90, 0xbe, 0x0e, 0x2e, 0xb7, 0x71,
94 0x03, 0x90, 0xbf, 0x5e, 0xcc, 0x8f, 0xf5, 0xa0, 0x07, 0x23, 0x6c, 0x56, 0xbf, 0x9d, 0x9d, 0x46,
116 0x2b, 0x73, 0x6e, 0x85, 0xdc, 0xa6, 0xad, 0xda, 0x42, 0xce, 0x39, 0x90, 0xb8, 0x91, 0xa4, 0x13,
153 0x3b, 0xd8, 0xb9, 0xa6, 0xe7, 0xc5, 0x34, 0xcd, 0xc1, 0xac, 0xcb, 0x4f, 0xd1, 0xf1, 0x90, 0x75,
173 0x90, 0x5c, 0x80, 0x0b, 0x6e, 0x2f, 0xb9, 0xb5, 0x4b, 0x6b, 0x05, 0x0e, 0xe5, 0xe4, 0xde, 0x9a,
203 0x0f, 0x0c, 0xc2, 0xa1, 0x2b, 0xab, 0x58, 0x34, 0xb7, 0x73, 0x53, 0x0a, 0xf5, 0x04, 0x90, 0x0a,
210 0x37, 0xd1, 0x80, 0x6d, 0xd0, 0x90, 0x35, 0x30, 0x64, 0xa9, 0x82, 0x27, 0x6a, 0xeb, 0xd2, 0x0e,
264 0x66, 0x90, 0x1e, 0xee, 0x05, 0x38, 0x9d, 0x46, 0x15, 0x94, 0x0e, 0xfd, 0x89, 0xc0, 0x18, 0x2f,

12345678910>>...16