Home
last modified time | relevance | path

Searched refs:txTries0 (Results 1 – 12 of 12) sorted by relevance

/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300_freebsd.h37 u_int txPower, u_int txRate0, u_int txTries0, u_int keyIx,
62 u_int txRate0, u_int txTries0, u_int antMode, u_int rtsctsRate,
H A Dar9300_freebsd.c746 u_int txRate0, u_int txTries0, u_int keyIx, u_int antMode, u_int flags, in ar9300_freebsd_setup_tx_desc() argument
845 u_int txTries0, u_int antMode, u_int rtsctsRate, u_int rtsctsDuration) in ar9300_freebsd_setup_first_tx_desc() argument
H A Dar9300_stub_funcs.h178 u_int txRate0, u_int txTries0,
H A Dar9300_stub_funcs.c1020 u_int txRate0, u_int txTries0, in ar9300_Stub_SetupTxDesc() argument
/freebsd/sys/dev/ath/ath_hal/ar5416/
H A Dar5416_xmit.c326 u_int txRate0, u_int txTries0, in ar5416SetupTxDesc() argument
342 HALASSERT(txTries0 != 0); in ar5416SetupTxDesc()
373 ads->ds_ctl2 = SM(txTries0, AR_XmitDataTries0) in ar5416SetupTxDesc()
620 u_int txRate0, u_int txTries0, u_int antMode, in ar5416SetupFirstTxDesc() argument
627 HALASSERT(txTries0 != 0); in ar5416SetupFirstTxDesc()
640 ads->ds_ctl2 |= SM(txTries0, AR_XmitDataTries0); in ar5416SetupFirstTxDesc()
H A Dar5416.h373 u_int txRate0, u_int txTries0,
400 u_int aggrLen, u_int flags, u_int txPower, u_int txRate0, u_int txTries0,
/freebsd/sys/dev/ath/ath_hal/ar5212/
H A Dar5212_xmit.c693 u_int txRate0, u_int txTries0, in ar5212SetupTxDesc() argument
709 HALASSERT(txTries0 != 0); in ar5212SetupTxDesc()
731 ads->ds_ctl2 = SM(txTries0, AR_XmitDataTries0) in ar5212SetupTxDesc()
H A Dar5212.h604 u_int txRate0, u_int txTries0,
/freebsd/sys/dev/ath/ath_hal/ar5210/
H A Dar5210_xmit.c482 u_int txRate0, u_int txTries0, in ar5210SetupTxDesc() argument
498 HALASSERT(txTries0 != 0); in ar5210SetupTxDesc()
/freebsd/sys/dev/ath/ath_hal/ar5211/
H A Dar5211_xmit.c514 u_int txRate0, u_int txTries0, in ar5211SetupTxDesc() argument
530 HALASSERT(txTries0 != 0); in ar5211SetupTxDesc()
H A Dar5211.h190 u_int txRate0, u_int txTries0,
/freebsd/sys/dev/ath/ath_hal/
H A Dah.h1290 u_int txRate0, u_int txTries0,