| /freebsd/sbin/ipfw/ |
| H A D | tables.c | 1191 struct tflow_entry *tfe; in tentry_fill_key_type() local 1274 tfe = &tentry->k.flow; in tentry_fill_key_type() 1287 memcpy(&tfe->a.a4.sip, &tmp, 4); in tentry_fill_key_type() 1293 memcpy(&tfe->a.a6.sip6, &tmp, 16); in tentry_fill_key_type() 1318 tfe->proto = key; in tentry_fill_key_type() 1337 tfe->sport = port; in tentry_fill_key_type() 1353 memcpy(&tfe->a.a4.dip, &tmp, 4); in tentry_fill_key_type() 1359 memcpy(&tfe->a.a6.dip6, &tmp, 16); in tentry_fill_key_type() 1379 tfe->dport = port; in tentry_fill_key_type() 1383 tfe->af = af; in tentry_fill_key_type() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | MIMGInstructions.td | 429 R128A16:$r128, TFE:$tfe, LWE:$lwe, DA:$da), 431 let AsmString = asm#" $vdata, $vaddr, $srsrc$dmask$unorm$cpol$r128$tfe$lwe$da" 454 R128A16:$r128, A16:$a16, TFE:$tfe, LWE:$lwe), 456 let AsmString = opcode#" $vdata, $vaddr0, $srsrc$dmask$dim$unorm$cpol$r128$a16$tfe$lwe" 467 R128A16:$r128, A16:$a16, TFE:$tfe, LWE:$lwe), 469 let AsmString = opcode#" $vdata, "#AddrAsm#", $srsrc$dmask$dim$unorm$cpol$r128$a16$tfe$lwe" 479 R128A16:$r128, A16:$a16, TFE:$tfe, LWE:$lwe), 481 let AsmString = opcode#" $vdata, $vaddr0, $srsrc$dmask$dim$unorm$cpol$r128$a16$tfe$lwe" 492 R128A16:$r128, A16:$a16, TFE:$tfe, LWE:$lwe), 494 let AsmString = opcode#" $vdata, "#AddrAsm#", $srsrc$dmask$dim$unorm$cpol$r128$a16$tfe$lwe" [all …]
|
| H A D | SIInstrFormats.td | 360 bits<1> tfe; 386 let Inst{16} = tfe; 413 let Inst{16} = tfe; 425 bits<1> tfe; 450 let Inst{53} = tfe; 457 bits<1> tfe; 491 let Inst{3} = tfe; 502 let Inst{55} = tfe;
|
| H A D | BUFInstructions.td | 91 bits<1> tfe = 0; 158 // Bit supersedes tfe. 371 // Bit supersedes tfe. 459 string TFE = !if(isTFE, " tfe", ""); 515 let tfe = isTFE; 610 let tfe = isTFE; 2342 let Inst{53} = ps.tfe; 2358 let Inst{55} = ps.tfe; 2450 let Inst{22} = ps.tfe; 2897 let Inst{53} = ps.tfe; [all …]
|
| H A D | SIShrinkInstructions.cpp | 376 int TFEIdx = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::tfe); in shrinkMIMG()
|
| H A D | FLATInstructions.td | 137 // We don't use tfe right now, and it was removed in gfx9. 138 bits<1> tfe = 0;
|
| H A D | SILoadStoreOptimizer.cpp | 963 const auto *TFEOp = TII.getNamedOperand(*CI.I, AMDGPU::OpName::tfe); in dmasksCanBeCombined()
|
| H A D | SIInstrInfo.cpp | 5064 const MachineOperand *TFE = getNamedOperand(MI, AMDGPU::OpName::tfe); in verifyInstruction() 7207 getNamedOperand(MI, AMDGPU::OpName::tfe)) { in legalizeOperands()
|
| H A D | SIInstrInfo.td | 1223 def TFE : NamedBitOperand<"tfe">;
|
| H A D | SIISelLowering.cpp | 15866 unsigned TFEIdx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::tfe) - 1; in adjustWritemask() 16174 MachineOperand *TFE = TII->getNamedOperand(MI, AMDGPU::OpName::tfe); in AddMemOpInit()
|
| /freebsd/sys/contrib/device-tree/Bindings/media/ |
| H A D | nvidia,tegra-vde.txt | 17 - tfe 54 "tfe", "ppb", "vdma", "frameid";
|
| /freebsd/sys/netpfil/ipfw/ |
| H A D | ip_fw_table_algo.c | 3356 struct tflow_entry *tfe; in ta_dump_fhash_tentry() local 3359 tfe = &tent->k.flow; in ta_dump_fhash_tentry() 3361 tfe->af = ent->af; in ta_dump_fhash_tentry() 3362 tfe->proto = ent->proto; in ta_dump_fhash_tentry() 3363 tfe->dport = htons(ent->dport); in ta_dump_fhash_tentry() 3364 tfe->sport = htons(ent->sport); in ta_dump_fhash_tentry() 3370 tfe->a.a4.sip.s_addr = htonl(fe4->sip.s_addr); in ta_dump_fhash_tentry() 3371 tfe->a.a4.dip.s_addr = htonl(fe4->dip.s_addr); in ta_dump_fhash_tentry() 3376 tfe->a.a6.sip6 = fe6->sip6; in ta_dump_fhash_tentry() 3377 tfe->a.a6.dip6 = fe6->dip6; in ta_dump_fhash_tentry() [all …]
|
| /freebsd/sys/net/ |
| H A D | if_vxlan.c | 608 struct vxlan_ftable_entry *fe, *tfe; in vxlan_ftable_flush() local 612 LIST_FOREACH_SAFE(fe, &sc->vxl_ftable[i], vxlfe_hash, tfe) { in vxlan_ftable_flush() 622 struct vxlan_ftable_entry *fe, *tfe; in vxlan_ftable_expire() local 628 LIST_FOREACH_SAFE(fe, &sc->vxl_ftable[i], vxlfe_hash, tfe) { in vxlan_ftable_expire()
|
| H A D | if_geneve.c | 604 struct gnv_ftable_entry *fe, *tfe; in geneve_ftable_flush() local 607 LIST_FOREACH_SAFE(fe, &sc->gnv_ftable[i], gnvfe_hash, tfe) { in geneve_ftable_flush() 617 struct gnv_ftable_entry *fe, *tfe; in geneve_ftable_expire() local 622 LIST_FOREACH_SAFE(fe, &sc->gnv_ftable[i], gnvfe_hash, tfe) { in geneve_ftable_expire()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.cpp | 823 AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::tfe); in getInstruction() 1187 AMDGPU::OpName::tfe); in convertMIMGInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 357 bool tfe; member 532 return Info && Info->tfe; in getMUBUFTfe()
|
| /freebsd/sys/contrib/device-tree/src/arm/nvidia/ |
| H A D | tegra114.dtsi | 359 "tfe", "ppb", "vdma", "frameid";
|
| H A D | tegra20.dtsi | 367 "tfe", "ppb", "vdma", "frameid";
|
| H A D | tegra30.dtsi | 553 "tfe", "ppb", "vdma", "frameid";
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | IntrinsicsAMDGPU.td | 1084 [llvm_i32_ty, // texfailctrl(imm; bit 0 = tfe, bit 1 = lwe)
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 4129 int TFEIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::tfe); in validateMIMGDataSize()
|